CN101086854A - Circuit control device and its method - Google Patents

Circuit control device and its method Download PDF

Info

Publication number
CN101086854A
CN101086854A CN 200710109676 CN200710109676A CN101086854A CN 101086854 A CN101086854 A CN 101086854A CN 200710109676 CN200710109676 CN 200710109676 CN 200710109676 A CN200710109676 A CN 200710109676A CN 101086854 A CN101086854 A CN 101086854A
Authority
CN
China
Prior art keywords
signal
value
data
valley
critical value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200710109676
Other languages
Chinese (zh)
Other versions
CN101086854B (en
Inventor
林郁轩
郑裕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Publication of CN101086854A publication Critical patent/CN101086854A/en
Application granted granted Critical
Publication of CN101086854B publication Critical patent/CN101086854B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Optical Recording Or Reproduction (AREA)
  • Control Of Amplification And Gain Control (AREA)
  • Feedback Control In General (AREA)

Abstract

The present invention relates to an electronic device which is used for executing loop control to a data signal. The electronic device comprises a variable gain amplifier which can amplify the data signal according to a gain value. A peak bottom detector detects a peak value and a bottom value of the amplified digital data signal. A mode controller compares the peak and bottom values with a threshold value to generate a first control signal. A signal control loop generates a first step size according to the first control signal, and updates the gain value with the first step size according to the peak value and the bottom value. The present invention reduces the cost and dimension of the device which are used for detecting the track center error and the tilt error of CVD-RAM compact disc.

Description

Circuit control device and method thereof
Technical field
The invention relates to electronic installation, in particular to circuit control device and method thereof.
Background technology
Figure 1A is the optical disc drive of a prior art.In general, be stored in the discs data be sent to demoder before, can be adjusted into a desired value with amplitude earlier through amplifying and digitized step with signal.Variable gain amplifier 102, analog-digital converter 104 and automatic beneficial control device 106 form an automatic gain controller loop, are used for adjusting the gain of optical signalling #RF.And null detector 110 provides an extra data path, in order to the space state (blankness) of detection optical signal #RF, wherein the space state of optical signalling #RF is corresponding to the burning section (blank sector) not of at least one blank in the track on the discs.If the amplitude size of optical signalling #RF is lower than a critical value, then this optical signalling #RF is to should space state, so demoder 108 do not start, and corresponding discs record section (recording sector) then is judged to be not burning section of blank.Relative, if optical signalling #RF is not a space state, then null detector 110 transmits an activation signal #en to this demoder 108, and demoder 108 is started, and carries out decoding processing with the data-signal #DATA to analog-digital converter 104 outputs.
Figure 1B is the synoptic diagram of definition space state.When the amplitude of optical signalling #RF size subcritical value (+th and-th) time, then Dui Ying record section then is considered as blank section.Relative, when the amplitude size of optical signalling #RF surpassed the critical value signal, then Dui Ying record section then was considered as the non-blank-white section, therefore starts 108 couples of data-signal #DATA of demoder and handles.
Fig. 2 is used for electronic installation for prior art, optical disc drive for example, loop control circuit.This loop control circuit mainly comprises by variable gain amplifier (VGA) 202, analog-digital converter (ADC) 204, peak-to-valley value detecting device 206 and automatic gain controller (AGC) 208 automative interest increasing controlling circuits of being formed, and by variable gain amplifier 202, analog-digital converter 204, the skew control loop that offset controller 210 and totalizer 212 are formed.The data-signal #RF that variable gain amplifier 202 will receive amplifies, and then is sent to analog-digital converter 204.If the amplitude of data-signal #RF is not adjusted to suitable scope, the sampled data signal #RF that analog-digital converter 204 just can not be correct is to produce numerical data DATA.Therefore, automatic gain controller 208 is by producing a yield value #gain in order to regulating the amplitude of this data-signal #RF, decides and this yield value #gain is a testing result by peak-to-valley value detecting device 206.Peak value and valley #PB that automatic gain controller 208 is exported according to peak-to-valley value detecting device 206 change yield value #gain (A version renew) with a stepping step (step size).Whole gain control circuit carries out with pulling over, the amplitude that makes numerical data #DATA gradually force into desired value.Therefore the size of stepping step is directly proportional with the rate of convergence of gain control circuit.Same, offset controller 210 detects the skew situation of numerical data #DATA, and generation shifted signal #offset compensates it.Data-signal #RF deliver to variable gain amplifier 202 before, totalizer 212 can directly compensate this shifted signal #offset to data-signal #RF, and offset controller 210 also uses another stepping step to upgrade this shifted signal #offset gradually with pulling over.Whereby, whole circuit controls mechanism is returned the skew situation correction gradually of data-signal #RF.
Fig. 3 is the oscillogram of various situations.Show among the figure that its amplitude of data-signal #RF that obtains from front end may not be fit to subsequent treatment.For instance, at stage t1, data-signal #RF is less than desired value (positive goal value+target and negative desired value-target), and gain control circuit is adjusted this desired value of convergence with data-signal #RF gradually.At stage t2, the amplitude of data-signal #RF has surpassed desired value, makes its convergence desired value so gain control circuit can be adjusted amplitude with pulling over.Stage t3 and t4 then are the examples of migration.The described skew control loop of Fig. 2 is adjusted data-signal #RF gradually by feedback control, guarantees data-signal #RF correct desired value of its amplitude convergence when being sent to analog-digital converter 204.Yet the running in loop need be taken time, if the too little speed of convergence of stepping step is too low, the amplitude of data-signal #RF need spend the considerable time could the convergence desired value.Opposite, very fast if the stepping step makes speed of convergence transfer too greatly, but whole feedback mechanism also can show unstablely, and reduce the received signal quality of analog-digital converter 204.Therefore, how adjusting the stepping step, is a very important problem.
Please refer to Fig. 4.Fig. 4 is the diagrammatic cross-section of an optical storage medium.As shown in Figure 4, the zone from inner ring to outmost turns is respectively inner drive area (inner drive area), Lead-In Area (lead-in zone), data field (data zone), leading-out zone (lead-out zone) and external drive district (outer drive area).Inner drive area comprises different subareas such as original area (initial zone), inner disk built-in testing district (inner disc testzone), counting test working district (count zone run-in), inner disc count block (inner disc countzone), inner disc directorial area (inner disc administration zone) and data list area (table ofcontents zone).Inner disk built-in testing district be used to provide to optical disc drive with carry out disc test and best power control (Optimized Power Control, OPC).Optical disc drive is emitted to the video disc test section, inside of an optical storage medium and forms a plurality of different marks with the laser beam of different capacity.Then, by reading the resulting regenerated signal of these marks, then captured with reference information as the adjustment emissive power.Therefore, optical disc drive just may command emitted laser bundle have best emissive power.
And being asymmetry of wave according to the record data regenerated signal, best power produces.In the prior art, the asymmetry of wave of record data regenerated signal is to measure with simulated mode, thereby needs more arrangement space of cost and complicated design.
When the data burning density of read-only optical disc sheet (for example DVD-ROM) or CD-R sheet (for example DVD-RAM) is more and more higher, for example tilt or the servo error of track mistake (mis-track) will have a strong impact on the quality of signal.Especially in the CD-R sheet, the servo error that is taken place during burning will influence burning quality, and the servo error during data reproduction (reproduction) also will have a strong impact on the quality of signal.
In the DVD-RAM discs, the information burning is in the track that comprises burr rail (Land Track) and dimpled grain rail (Groove Track), and burr rail (Land Track) and dimpled grain rail (Groove Track) revolve in discs when turning around (360 °) and will replace each other.Burr rail (Land Track) and dimpled grain rail (GrooveTrack) are to be used for guiding orbit determination (tracking guide) to decrease in high density and the interorbital interference of narrow distance in opening stage beginning.
Each track regions is divided into a plurality of sections (sector) with same size.When making discs, can between each section, embed header region (Header).The physical address of section is recorded in the header region.Each section all comprises data area and record physical identification data (physical identification data, header region PID).
Fig. 5 A shows the physical form of the burr rail of DVD-RAM discs, and Fig. 5 B is shown in the waveform synoptic diagram of channel 1 signal (Read channel 1 signal) that the burr rail read.At this, in each section that is arranged at each track that header region repeats.Four physical identification data (PID1 to PID4) that have same data structure in each header region.Physical identification data PID1 and PID2 are arranged at the center of de-orbiting both quantitatively and physical identification data PID3 and PID4 are to be arranged at the center of de-orbiting in contrast to the direction of physical identification data PID1 and PID2 that this was both quantitative, even therefore laser spots 500 has broken away from orbit centre, still can correctly read physical identification data (PID1 to PID4).
Read channel 1 signal shown in Fig. 5 B, wherein label ISHD1, ISHD2, ISHD3 and ISHD4 represent variable frequency oscillator signal (variable-frequency oscillator, the direct current valley of VFO) header area Header1, Header2, Header3 and Header4 (DC bottom) respectively.In like manner, physical identification data (PID1 to PID4) in the allocation position of dimpled grain rail with opposite in the burr rail, Fig. 6 A shows the physical form of the dimpled grain rail of DVD-RAM discs, and Fig. 6 B is shown in the waveform of channel 1 signal (Read channel 1 signal) that the dimpled grain rail read.
The enlarged drawing of shown header region among Fig. 7 displayed map 5A and Fig. 5 B.In the structure of header region, physical identification data PID1, PID2 and physical identification data PID3 and PID4 are arranged at both quantitative position, the center of de-orbiting in the opposite direction.Each physical identification data comprises vfo signal and ID signal.Wherein, vfo signal has characteristic frequency and is used for synchronously and detects the ID signal.The physical address of ID cue field section.Vfo signal has the record format (T is the cycle of clock signal) of 4T.As shown in Figure 7, header region comprises VFO1 zone 701 and PID1 702, VFO2 zone 703 and PID2 704, VFO3 zone 705 and PID3 706 and VFO4 zone 707 and PID4708.In Fig. 7, pass the header region of dimpled grain rail when laser spots 700, can obtain as shown in Figure 8 read channel 1 signal #RF.In Fig. 8, VFO1 signal 802 is corresponding to the VFO1 zone 701 of Fig. 7, and VFO3 signal 803 is corresponding to the VFO3 zone 705 of Fig. 7.
Fig. 9 shows that tradition is in order to the orbit centre error of detection DVD-RAM discs and the device of droop error.Peak detection circuit 901 detects and reads the peak value of channel 1 signal #RF and produce peak signal, and valley value detection circuit 902 detections are read the valley of channel 1 signal #RF and produced the valley signal.Sample-and- hold circuit 903A and 903B take a sample respectively in the peak value of regional VFO1 and VFO3 and valley signal, and (analog to digital converters is ADC) till 905A and the 905B sampling up to simulateding digital quantizer to preserve the signal of being taken a sample.Wherein, analog- digital converter 905A and 905B are the analog-digital converter of low sampling rate.Orbit centre error detector 907 calculates the orbit centre error according to peak value and the valley that analog- digital converter 905A and 905B are taken a sample.Droop error detecting device 909 calculates droop error according to the valley that analog-digital converter 905B is taken a sample.
Yet, because sample-and- hold circuit 903A and 903B are mimic channel, compared to digital circuit, need be than complex circuit design to reach high correctness.Moreover the sampling number of times of sample-and- hold circuit 903A and 903B is subject to its switching frequency.Therefore, use sample-and-hold circuit 903A that be more frequent at short notice and 903B detect and read channel 1 signal #RF is very difficult, thereby has reduced the detection correctness.If will more frequent detection read channel 1 signal #RF, must use more complicated sample-and-hold circuit.Yet this measure will cause increasing in order to the cost of the device of orbit centre error that detects the DVD-RAM discs and droop error and size.
Summary of the invention
The following example specific description realizes the present invention as how preferable mode.The mode that embodiment only generally uses for explanation, but not in order to limit scope of the present invention.Actual range is as the criterion so that the claim scope is listed.
Wherein an embodiment is a kind of optical disc drive, carries out circuit controls in order to an optical signalling that obtains from a discs.In the middle of comprise a variable gain amplifier, can this optical signalling be amplified according to a yield value.One peak-to-valley value detecting device detects a peak value and a valley of the optical signalling after this amplification.One mode controller compares this peak value and this valley and a critical value, to produce one first control signal.This yield value is upgraded according to one first step that this peak value and this valley produce in one signal controlling loop.This first step is regulated by this first control signal.
Further, this optical disc drive can comprise an analog-digital converter, in order to the output of this variable gain amplifier of taking a sample to produce a data-signal.This peak-to-valley value detecting device is found out this peak value and this valley according to this data-signal.
In one embodiment, this signal controlling loop comprises an automatic gain controller.This mode controller comprises one first comparer and one second comparer, and this peak value and valley are distinctly compared with a just high critical value and a negative high critical value.One first pattern determining device couples the output terminal of this first comparer and this second comparer.If this peak value exceeds this just high critical value, this first comparer is exported a true value, otherwise exports a falsity.If this valley is lower than this negative high critical value, this second comparer output is value always, otherwise exports a falsity.If this first comparer and second comparer are exported true value simultaneously, then this first pattern determining device is exported this and first is controlled signal to this automatic gain controller.
Further with the just low critical value of this peak value and relatively, this is just hanging down critical value and is being lower than this just high critical value this first comparer.Same, this second comparer further compares this valley and a negative low critical value, and this negative low critical value is higher than this negative high critical value.If this peak value is lower than this just low critical value, this first comparer is exported a true value, otherwise exports a falsity.If this valley is higher than this negative low critical value, this second comparer output is value always, otherwise exports a falsity.If this first comparer and second comparer are exported true value simultaneously, then this first pattern determining device is exported this and first is controlled signal to this automatic gain controller.
Concrete go up this first pattern determining device can be one with door (AND).If this first control signal is a true value, this automatic gain controller increases this first step to quicken the formed gain control circuit of this variable gain amplifier, analog-digital converter and automatic gain controller.
In another embodiment, this signal controlling loop comprises following elements.One offset controller detects the skew situation of this data-signal, produces a shifted signal to eliminate the skew of this optical signalling.One totalizer is imported the preceding of this variable gain amplifier at this optical signalling and is upgraded this optical signalling with shifted signal.This mode controller produces one second control signal according to the comparative result of this peak value and this valley and this critical value.This shifted signal system upgrades according to one second step, and this second step is regulated by this second control signal.
In this mode controller, one first comparer compares the just high critical value of this peak value and, and one second comparer compares this valley and a negative high critical value.One second pattern determining device couples the output terminal of this first comparer and this second comparer.If this peak value exceeds this just high critical value, this first comparer is exported a true value, otherwise exports a falsity.If this valley is lower than this negative high critical value, this second comparer output is value always, otherwise exports a falsity.If this first comparer and second comparer output true value wherein, then this second pattern determining device is exported this and second is controlled signal to this offset controller.This second pattern determining device be one or the door (OR) or an XOR gate (XOR).If this first control signal is a true value, then this offset controller increases this second step to quicken the formed skew control loop of this variable gain amplifier, analog-digital converter, offset controller and totalizer.
Another embodiment proposes to be implemented in the circuit controls method in the above-mentioned optical disc drive.Though the present invention with the preferred embodiment explanation as above is understandable that the not necessarily so qualification of scope of the present invention.Relative, any is that conspicuous improvement is all in covering scope of the present invention based on same spirit or to existent technique person.Therefore the claim scope must be understood in the mode of broad sense.
The present invention has reduced cost and the size in order to the device of orbit centre error that detects the DVD-RAM discs and droop error.
Description of drawings
Figure 1A is the optical disc drive of a prior art.
Figure 1B is the synoptic diagram of definition space state.
Fig. 2 is the used loop control circuit of the optical disc drive of prior art.
Fig. 3 is the oscillogram of various situations.
Fig. 4 shows the sectional view of a light-memory medium.
Fig. 5 A shows the physical form of the burr rail of DVD-RAM discs.
Fig. 5 B is shown in the waveform that reads channel 1 signal of burr rail.
Fig. 6 A shows the physical form of the dimpled grain rail of DVD-RAM discs.
Fig. 6 B is shown in the waveform that reads channel 1 signal of dimpled grain rail.
The enlarged drawing of shown header region among Fig. 7 displayed map 5A and Fig. 5 B.
What Fig. 8 showed when luminous point passes through the header region of dimpled grain rail gained reads channel 1 signal.
Fig. 9 shows that tradition is in order to the orbit centre error of detection DVD-RAM discs and the device of droop error.
Figure 10 is the embodiment of an optical disc drive.
Figure 11 A is the embodiment of critical value generator among Figure 10.
Figure 11 B represents to gain and the graph of a relation of control signal #ctr1.
Figure 12 is the embodiment of Figure 10 empty detecting device.
The wave form varies synoptic diagram of Figure 13 during for practical application of the present invention.
Figure 14 is for detecting the process flow diagram of space state.
Figure 15 is one a loop control circuit of the embodiment of the invention.
Figure 16 is the embodiment of mode controller among Figure 15.
The oscillogram of Figure 17 for producing under the embodiment of the invention.
Figure 18 is the process flow diagram of circuit controls method of the present invention.
Figure 19 shows according to the described asymmetry measurement mechanism of one embodiment of the invention.
Figure 20 shows according to the described asymmetry measurement mechanism of another embodiment of the present invention.
Figure 21 shows the sequential chart of measuring according to the described asymmetry of one embodiment of the invention.
Figure 22 shows the sequential chart of measuring according to the described asymmetry of another embodiment of the present invention.
Figure 23 shows the calcspar according to the orbit centre compensation and the control of tilting of the described discs of one embodiment of the invention.
Figure 24 A shows the calcspar according to described testing circuit of the embodiment of the invention and ADC.
Figure 24 B shows the calcspar according to described testing circuit of another embodiment of the present invention and ADC.
Figure 25 shows the sequential chart according to described orbit centre error of one embodiment of the invention and droop error.
Figure 26 shows according to one embodiment of the invention described in order to carry out the sequential chart of orbit centre error and the employed invalid signals INVALID of droop error.
Drawing reference numeral
102,1902,2002,202,2402~variable gain amplifier
104,1904,204,2305,905A, 905B~analog-digital converter
106,208~automatic gain controller
108~demoder
110,1020~null detector
206~peak-to-valley value detecting device
210~offset controller
212~totalizer
701~VFO1 zone
703~VFO2 zone
705~VFO3 zone
707~VFO4 zone
702,704,706,708, PID1, PID2, PID3, PID4~physical identification data
802~VFO1 signal
803~VFO3 signal
901~peak detection circuit
902~valley value detection circuit
903A, 903B~sample-and-hold circuit
907~orbit centre error detector
909~droop error detecting device
1010~critical value signal generator
1020~null detector
1102~controller
1104~multiplier
1106~totalizer
1202,2001,2403C, 2403D~Hi-pass filter
1204~retarding element
1206~counter
1500~mode controller
1610~the first comparers
1620~the second comparers
1640~the first pattern determining devices
1630~the second pattern determining devices
1900~asymmetry measurement mechanism
1901~offset units
1903,2003,2404~eqalizing cricuit
1905~detecting unit
1906~asymmetry computing unit
1907~comparer
1910,2010,2304~signal adjusting module
2000~asymmetry measurement mechanism
2301~DVD-RAM discs
2302~optical read head
2303~fluorescence detector
2306~testing circuit
2306A~optical tilt error detector
2306B~orbit centre detecting device
2307A, 2307B~low-pass filter
2308~inclination controller
2309~push-pull type detecting device
2310~seek the rail controller
2403A, 2403B~offset controller
#ctrl, #ctrl1, #ctrl2, C1, C2, C4, C5, C6, TL ctrl, #DATA~numerical data, data-signal
#en~enable signal
#gain~yield value
#hold~halt signal
#offset, b 1, b 2~off-set value
#PB~peak value, valley
#RF~read channel 1 signal, detection signal, optical signalling
#RF '~adjustment detection signal
#slope, a 1, a 2~slope value
#th ,+th ,-th~critical value, critical value signal
B1~blank signal
Header1, Header2, Header3, Header4~header area
INVALID~invalid signals
P1~predetermined value
S1~record data regenerated signal
S2, SD~digital signal
TC~orbit centre error
TL~optical tilt error
TC_ctrl~control signal
T1, t2, t3, t4~stage
y 1, y 2~straight line
Z~curve
Embodiment
Below will introduce according to preferred embodiment of the present invention.Mandatory declaration be, the invention provides many applicable inventive concepts, disclosed specific embodiment only is that explanation is reached and used ad hoc fashion of the present invention, and is unavailable to limit the scope of the invention.
Figure 10 is the embodiment of an optical disc drive.The framework of present embodiment is different from the past.Null detector 1020 uses from the data-signal #DATA of analog-digital converter output and detects space state, saves the circuit cost on null detector 110 data routings shown in Figure 1 whereby.Null detector 1020 realizes that in the mode of digital circuit cost more is lower than mimic channel.In Fig. 1, the data-signal #DATA of analog-digital converter output is sent to automatic beneficial control device 106, and automatic beneficial control device 106 produces a control signal #ctrl to the yield value of variable gain amplifier 102 with adjustment optical signalling #RF.The size of data-signal #DATA is approached a desired value gradually in the process of adjusting of pulling over whereby.Because in the size earthquake always of data-signal #DATA, null detector 1020 may misjudgment.In order to ensure correct judgment, the present invention proposes a kind of critical value signal generator 1010, in order to dynamic critical value signal #th to be provided, is proportional to control signal #ctrl.This critical value signal #th also is exaggerated when data-signal #DATA is exaggerated, and the function that makes null detector 1020 detect space state is not subjected to the influence of variable gain amplifier 102 gains.
If space state has continued a period of time, this automatic gain controller loop may be again gradually gain optical signalling #RF be amplified to and level off to this desired value, form we happy see disperse phenomenon.Therefore in null detector 1020, there is a function to solve this problem in addition.If the size of this data-signal #DATA does not surpass critical value signal #th, expression optical signalling #RF is in space state.At this moment null detector 1020 sends a halt signal #hold and gives automatic beneficial control device 106, orders it to suspend and upgrades control signal #ctrl.Thus, the gain of the optical signalling #RF under the space state is just remained unchanged.Blank at the same time the detection still continues carrying out.When finding that data-signal #DATA is non-space state, then automatic beneficial control device 106 restarts, and continues to upgrade control signal #ctrl, to recover the function in automatic gain controller loop.
Figure 11 A is an embodiment of critical value signal generator 1010 among Figure 10.Figure 11 B represents to gain and the graph of a relation of control signal #ctrl.Critical value signal #th is the same with the gain in the variable gain amplifier 102 basically, all is proportional to control signal #ctrl.In order to simplify the realization of this critical value signal generator 1010, can adopt digital circuit to produce this linear relationship in the mode of operate approximately.In Figure 11 B, the yield value that on behalf of variable gain amplifier 102, curve z produce according to control signal #ctrl.The curve of approximation that on behalf of critical value signal generator 1010, straight line y1 and y2 use is used for producing critical value signal #th.Critical value signal generator 1010 comprises a totalizer 1106, one controllers 1102 and a multiplier 1104.Straight line y1 and y2 can be expressed as
y n=a nx+b n
Wherein n is an integer, a nBe slope, and b nIt is off-set value.
In Figure 11 A, controller 1102 produces a slope value #slope and an off-set value #offset according to the size of control signal #ctrl.Then multiplier 1104 multiply by slope value #slope with control signal #ctrl, and multiplied result is delivered to totalizer 1106, with this off-set value #offset addition, to produce critical value signal #th.The size of control signal #ctrl can be divided into a plurality of scopes, corresponding a different set of slope value of each scope and off-set value.For instance, n equals 2 in Figure 11 B, so use two straight lines to come curve of approximation z.When the size of this control signal #ctrl is first scope, then this controller 1102 produces slope value a1 and off-set value b1.When the size of this control signal #ctrl is second scope, then this controller 1102 produces slope value a2 and off-set value b2.The value of n is not defined as 2, can obtain accurate more approximation and numeral is big more.In addition, critical value signal generator 1010 also can comprise a digital question blank, comprises different control signal #ctrl in the question blank, with and corresponding different critical value signal #th.Curve z normally just can determine in the calibration procedure of prior art, so the setting of critical value signal generator 1010 also can be set in calibration in the lump.
Figure 12 is an embodiment of Figure 10 empty detecting device 1020.This null detector 1020 comprises three digital elements, Hi-pass filter 1202, retarding element (hysteresis) 1204 sum counters 1206.Low frequency composition among this Hi-pass filter 1202 filtering data signal #DATA stays the part of high frequency.This retarding element 1204 couples Hi-pass filter 1202, and this data-signal #DATA is quantified as a kind of form of square-wave signal, has only 0 and 1 two states, respectively has the different work period (duration).The work period of this counter 1206 these square-wave signals of statistics to be producing a count value, and utilizes this count value to judge whether the space state of optical signalling #RF is set up.
Critical value signal #th can input in the retarding element 1204, in order to adjust the sensitivity that produces square-wave signal.The low logic level signal of output when the data-signal #DATA of Hi-pass filter 1202 output amplitude size degree in amplitude size subcritical value signal #th correspondence, when the data-signal #DATA of Hi-pass filter 1202 outputs exports high logic level signal when the amplitude size is higher than the amplitude size degree of critical value signal #th correspondence, to form this square-wave signal.And counter 1206 if detect when hanging down the logic level square-wave signal, promptly is judged as space state when the work period of counting square-wave signal.When counter 1206 detects high logic level square-wave signal, promptly be judged as the non-blank-white state, and send enable signal #en demoder 108 is started, make demoder 108 begin data-signal #DATA is carried out decoding processing.
In another embodiment, critical value signal #th also can input in the counter 1206, in order to change the criterion whether space state is set up.For instance, if when detecting the count value of low logic level square-wave signal and surpassing a predetermined count value corresponding to critical value signal #th, promptly be judged as space state.When counter 1206 detects high logic level square-wave signal, promptly be judged as the non-blank-white state, and send enable signal #en demoder 108 is started, make demoder 108 begin data-signal #DATA is carried out decoding processing.
The wave form varies synoptic diagram of Figure 13 during for practical application of the present invention.In the t1 stage, the size of data-signal #DATA does not surpass critical value signal #th, be space state so optical signalling #RF is returned, and automatic beneficial control device 106 is subjected to the control of halt signal #hold and suspends renewal, the value that critical value signal #th is remained unchanged.In the t2 stage, data-signal #DATA surpasses critical value signal #th, thus the automatic gain controller loop resume operation, gradually data-signal #DATA is amplified and level off to desired value (+-target).Simultaneously, critical value signal #th also becomes big along with the gain of data-signal #DATA and amplifies.In stage, the size of data-signal #DATA is replied less than critical value signal #th, promptly enters another section space state at t3.Critical value signal #th that it should be noted that this moment is also higher than the critical value signal #th of t1 during the stage.If critical value signal #th fails dynamically to adjust, then the data-signal #DATA in the t3 stage critical value signal #th mistake that may be fixed is judged as the non-blank-white state.Since be judged as space state in the t3 stage, then the automatic gain controller loop enters halted state again, makes that critical value signal #th is the same with the gain of variable gain amplifier 102 all to maintain constant value.Represent in stage that at t4 the situation of desired value has appearred surpassing in data-signal #DATA, thus the running of pulling in the automatic gain controller loop make its level off to desired value (+-target).And at the same time, the value of critical value signal #th is also along with gain descends.Above-mentioned example has illustrated that the present invention dynamically adjusts critical value signal #th and avoids wrong judged result.
Figure 14 is for detecting the process flow diagram of space state.In step 1402, variable gain amplifier 102 amplifies optical signalling #RF according to control signal #ctrl.In step 1404, this analog-digital converter takes a sample optical signalling #RF to obtain a data-signal #DATA.In step 1406, this automatic beneficial control device 106 upgrades control signal #ctrl according to the size of data-signal #DATA.In step 1408, critical value signal generator 1010 provides a critical value signal #th according to control signal #ctrl.In step 1410, null detector 1020 is according to the space state of critical value signal #th data detection signal #DATA.In step 1412,, then start 108 pairs of these data-signals of demoder #DATA and decode if data-signal #DATA is not a space state.In step 1414, if this data-signal #DATA is a space state, then null detector 1020 is closed demoder 108, and the running that suspends automatic beneficial control device 106 is failure to actuate the automatic gain controller loop.
Figure 15 is one a loop control circuit of the embodiment of the invention.Its this control loop can be applicable in the optical disc drive, and in order to an optical signalling that obtains from a discs is carried out circuit controls, this optical signalling is loaded with corresponding data, but the present invention is not as limit.Variable gain amplifier 202, analog-digital converter 204, peak-to-valley value detecting device 206 and automatic gain controller 208 have formed a signal controlling loop, the gain of control figure data #DATA.Mode controller 1500 is judged the relative status of critical value and amplitude, so as to being adjusted at employed stepping step in automatic gain controller 208 and the offset controller 210.Variable gain amplifier 202 is according to yield value #gain amplified data signal #RF, and the data-signal #RF after the analog-digital converter 204 sampling amplifications is to produce numerical data #DATA.Subsequently, the size of peak value and valley #PB among the peak-to-valley value detecting device 206 detection numerical data #DATA.Mode controller 1500 judges whether this peak value surpasses just high critical value+Hth.Just high critical value+Hth can be a value more than or equal to positive goal value+target.Same, negative high critical value-Hth is a value smaller or equal to negative desired value-target.If data-signal #RF is excessively amplified by variable gain amplifier 202, make peak value surpass just high critical value+Hth and valley is lower than negative high critical value-Hth, then mode controller 1500 sends one first control signal #ctrl1 notice automatic gain controller 208 increases the stepping step, yield value #gain then upgrades according to peak value and valley #PB and adjusted this stepping step, and the speed of convergence of gain control circuit is accelerated.
In this loop control circuit, variable gain amplifier 202, analog-digital converter 204, offset controller 210 and totalizer 212 have been formed another signal controlling loop, in order to carry out migration.One of them has surpassed desired value (positive goal value+target or negative desired value-target), then the skew shown in stage t3 and t4 among Fig. 3 has taken place in expression if having only peak value or valley.Same, mode controller 1500 judges by just high critical value+Hth and negative high critical value-Hth whether skew takes place.If detect skew, just sending one second control signal #ctrl2 notice offset controller 210 increases the stepping step, and the speed of convergence of skew control loop is accelerated.Then, calculate shifted signal #offset according to numerical data #DATA and adjusted stepping step.Totalizer 212 is coupled between offset controller 210 and the variable gain amplifier 202, is responsible for earlier shifted signal #offset being compensated just delivering to variable gain amplifier 202 to the data-signal #RF and amplifying.
Figure 16 is the embodiment of mode controller 1500 among Figure 15.In this mode controller 1500, comprised one first comparer 1610 and one second comparer 1620, distinctly peak value valley #PB and just high critical value+Hth, negative high critical value-Hth have been compared.If peak value surpasses just high critical value+Hth, first comparer, 1610 outputs, one true value, otherwise export a falsity.The first pattern determining device 1640 couples the output terminal of first comparer 1610 and second comparer 1620.Same, if valley is lower than negative high critical value-Hth, second comparer, 1620 output true value, anti-then output falsity.When data-signal #RF was excessively amplified, first comparer 1610 and second comparer 1620 all can be exported true value, and the first pattern determining device 1640 exports the first control signal #ctrl1 to automatic gain controller 208.Concrete this first pattern determining device 1640 of going up can be one and door (AND), and the first control signal #ctrl1 can be position 0 and 1, represents the operating mode of automatic gain controller 208 changeable in a quick mode and a normal mode.If the value of the first control signal #ctrl1 is 1, the expression quick mode, then automatic gain controller 208 is made as a bigger value with the stepping step.Relative, when the first control signal #ctrl1 is 0, the expression normal mode, the value of stepping step is made as a less value.In addition, the second pattern determining device 1630 also is coupled to the output terminal of first comparer 1610 and second comparer 1620.When skew took place, one of them can export true value to have only first comparer 1610 or second comparer 1620, and at this moment the second pattern determining device 1630 sends one second control signal #ctrl2 and gives offset controller 210.In the present embodiment, the second pattern determining device 1630 is XOR gate (XOR).But with or door (OR) realize also being fine.
On the other hand, when the amplitude of numerical data #DATA is too small, also can trigger aero mode.For instance, first comparer 1610 still can and be lower than one of desired value with this peak value and just hang down critical value+Lth relatively, and second comparer 1620 also compares valley with a negative low critical value that is higher than negative desired value-Lth.If peak value is lower than just low critical value+Lth, first comparer, 1610 outputs, one true value, otherwise export a falsity.If valley is also higher than negative low critical value-Lth, then second comparer 1620 is exported true value.Too small when numerical data #DATA amplitude, when causing first comparer 1610 and second comparer 1620 to export true value simultaneously, the first pattern determining device 1640 just send the first control signal #ctrl1 with 1 value to automatic gain controller 208 to start aero mode.Just low critical value+Lth and negative low critical value-Lth also can be used in the judgement of skew.
The oscillogram of Figure 17 for producing under the embodiment of the invention.Stage t1 shows that one is lower than the numerical data #DATA of desired value, is amplified to desired value with two stages.When peak value was lower than just low critical value+Lth, automatic gain controller 208 operated on aero mode, so the slope of envelope is steeper.The variation principle and the peak value of valley are identical, because of having symmetry.Along with the amplitude of numerical data #DATA increases, when peak value surpassed just low critical value+Lth, then gain control circuit was got back to normal mode, so demonstrate milder slope.The adjustment of stepping step can make gain control circuit restrain fast when amplitude and desired value have a long way to go, and keeps during near desired value stable at amplitude.
Stage t2 shows that one is higher than the numerical data #DATA of desired value, and the step of convergence desired value is divided into two stages.At first, when the peak value among the numerical data #DATA surpassed just high critical value+Hth, automatic gain controller 208 operated on aero mode, and its slope is steeper as seen from the figure.Along with the convergence of pulling over of gain control circuit, the amplitude of numerical data #DATA is brought down below just high critical value+Hth, so gain control circuit is got back to normal mode, with milder slope to the desired value convergence.Can be same value (negative high critical value-Hth and negative desired value-target are too) with positive goal value+target on this just high critical value+Hth is concrete, the numerical data #DATA that excessively amplifies only can restrain with aero mode thus.
The situation of stage t3 display offset.Valley is lower than negative desired value-target, but peak value is no more than positive goal value+target.The offset controller 210 of Figure 15 adds data-signal #RF to compensate these skews with shifted signal #offset value.As seen from the figure, when valley was lower than negative high critical value-Hth, offset controller 210 was subjected to the triggering of the second control signal #ctrl2 to operate on aero mode, and the slope of envelope is steeper.The situation of skew may or be amplified the not enough compound generation of situation with excessive amplification, so automatic gain controller 208 and offset controller 210 may alternately operate to reach desired value.
Stage t4 is the example of another kind of skew.But peak value surpasses positive goal value+target valley is no more than negative desired value-target.Before peak value was reduced to below just high critical value+Hth, numerical data #DATA compensated with aero mode.Get back to normal mode at time point P at last.Automatic gain controller 208 meets the condition of startup subsequently, begins to carry out gain control, with numerical data #DATA convergence to desired value.
Figure 18 is the process flow diagram of circuit controls method of the present invention.In step 1802, automatic gain controller 208 judges whether to carry out gain control.If desired, carry out step 1804, detection peak and valley decide operating mode.If peak value is higher than just high critical value+Hth, and valley is lower than negative high critical value-Hth, then carries out aero mode in step 1806, and automatic gain controller 208 uses higher stepping step to upgrade yield value #gain.Otherwise, in step 1808, carry out normal mode.Be equally in step 1 806,, also can start aero mode if peak value is lower than just low critical value+Lth and valley is higher than negative low critical value-Lth.In step 1810, offset controller 210 judges whether to carry out migration.If, then carry out step 1812, the decision operating mode is why.If one of them has surpassed the negative high critical value-Hth of just high critical value+Hth/ peak value or valley, then in step 1818, carry out aero mode.Otherwise in step 1814, carry out normal mode.When finish in steps, program is returned step 1802.
Please refer to Figure 19.Figure 19 is a synoptic diagram according to the asymmetry measurement mechanism 1900 of one first embodiment of the present invention.Asymmetry measurement mechanism 1900 comprises a signal adjusting module 1910, an analog/digital converter 1904, a detecting unit 1905, an asymmetry computing unit 1906 and a comparer 1907.Signal adjusting module 1910 is used for adjusting record data regenerated signal S1; Analog/digital converter 1904 is coupled to signal adjusting module 1910 and is used for adjusted record data regenerated signal S1 is converted to digital signal S2; Detecting unit 1905 is coupled to analog/digital converter 1904, in order to detect a plurality of values of digital signal S2 according to a control signal C2.For example, when control signal C2 was high levle, detecting unit 1905 detected a plurality of values of digital signal S2; Otherwise when control signal C2 was low level, detecting unit 1905 did not detect a plurality of values of digital signal S2.And a plurality of values of digital signal S2 have comprised peak value (peak value), valley (bottom value) and the mean value (average value) of digital signal S2.Asymmetry computing unit 1906 is coupled to detecting unit 1905 to calculate the asymmetry value of digital signal S2 according to detecting unit 1905 resulting a plurality of values.And an asymmetry value that comparer 1907 is just drawn asymmetry computing unit 1906 and a predetermined value P1 make comparisons, to draw a comparative result.Therefore optical disc drive just can be adjusted the power of emission of lasering beam according to this comparative result.
Signal adjusting module 1910 comprises skew (offset) unit 1901, a variable gain amplifier (Variable Gain Amplifier, VGA) 1902 and one eqalizing cricuit (equalizer) 1903.Offset units 1901 is coupled between record data regenerated signal S1 and the variable gain amplifier 1902 in order to adjust the off-set value of record data regenerated signal S1; Variable gain amplifier 1902 is used for amplifying adjusted record data regenerated signal S1; Eqalizing cricuit 1903 is coupled to the output terminal of variable gain amplifier 1902, is used for record data regenerated signal S1 after the amplification such as gradeization.The operation frequency range of offset units 1901 is adjustable, and can adjust according to control signal C1.For example, when control signal C1 was high levle, the operation frequency range of offset units 1901 just can be made as high-frequency wideband; Otherwise when control signal C1 was low level, the operation frequency range of offset units 1901 just can be made as broad band low frequency.
The asymmetry value that asymmetry computing unit 1906 is produced comprised as: Beta value (beta value, β).The Beta value can produce according to following formula: β=(A1+A2)/(A1-A2), and A1=PK-DC and A2=BT-DC, wherein on behalf of Beta value, PK, β represent peak value, DC to represent mean value and BT to represent valley.
In addition, in another embodiment of the present invention, the mark (marks) of burning on the optical storage medium track has different length in order to represent different data messages.Therefore, record data regenerated signal S1 also has different physical features separately corresponding to different length marks.For example, corresponding to the record data regenerated signal S1 of the shorter mark of length (short T mark), its peak value, valley or mean value can be different from the record data regenerated signal S1 of the longer mark of length (long T mark).So, asymmetry value can produce according to following formula: asymmetry value=((PKL+BTL)/2-(PKS+BTS)/2)/(PKL-BTL), wherein on behalf of peak value, the PKS of corresponding long T mark, PKL represent peak value, the BTL of corresponding short T mark to represent the valley of corresponding long T mark and the valley that BTS represents corresponding short T mark.In an embodiment, for example the long T of blu-ray optical storage medium is labeled as the 8T mark, and the weak point of blu-ray optical storage medium is labeled as the 2T mark.
In addition, digital signal S2 also can offer optical disc drive with the usefulness as Data Detection.
Please refer to Figure 20.Figure 20 is a synoptic diagram according to the asymmetry measurement mechanism 2000 of one second embodiment of the present invention.Asymmetry measurement mechanism 2000 is similar in appearance to asymmetry measurement mechanism 1900, wherein difference only is that asymmetry measurement mechanism 2000 becomes signal adjusting module 2010 with signal adjusting module 1910 replacements of the asymmetry measurement mechanism 1900 among Figure 19, the element function of all the other same numerals is identical, for convenience of description, the associated description that is same as Figure 19 among Figure 20 repeats no more omission.
Signal adjusting module 2010 comprises Hi-pass filter 2001, variable gain amplifier 2002 and eqalizing cricuit 2003.Hi-pass filter 2001 is used for the low-frequency noise of filtering record data regenerated signal S1; Variable gain amplifier 2002 is coupled to Hi-pass filter 2001 and is used for amplifying the record data regenerated signal S1 that leaches; The output terminal that eqalizing cricuit 2003 is coupled to variable gain amplifier 2002 is used for the record data regenerated signal S1 after the amplification such as gradeization.The operation frequency range of Hi-pass filter 2001 is adjustable, and can adjust according to control signal C1.For example, when control signal C1 was high levle, the operation frequency range of Hi-pass filter 2001 just can be made as high-frequency wideband; Otherwise when control signal C1 was low level, the operation frequency range of Hi-pass filter 2001 just can be made as broad band low frequency.
Please refer to Figure 21.Figure 21 is one first sequential chart of asymmetry metering system of the present invention.In Figure 21, blank signal b1 represents whether the record data regenerated signal is to produce from the non-NULL white area (as the data field) of optical storage medium.That is to say that when blank signal b1 was low level, expression record data regenerated signal produced from the data field of optical storage medium; When blank signal b1 was high levle, expression record data regenerated signal was not to produce from the data field of optical storage medium.Therefore, control signal C1 just can produce according to blank signal b1.In Figure 21, when blank signal b1 was low level, after dt1 between one first delay zone, control signal C1 just was set as low level.Thus, the operational frequency bands of offset units 1901 and Hi-pass filter 2001 just can be adjusted to low-frequency band after the dt1 between first delay zone.In addition, offset units 1901 all is made as high frequency band with the operating frequency of Hi-pass filter 2001.
Control signal C2 (address flag signals) produces according to the address of optical storage medium.In Figure 21, read from watt level in address 1 (address1) and the record data regenerated signal S1 that is captured between address 2 (address2) and to be recorded in corresponding mark on the optical storage medium with power 1 (power1); Read from watt level with the record data regenerated signal S1 that is captured between address 3 (address3) in address 2 and to be recorded in corresponding mark on the optical storage medium with power 2 (power2); Read from watt level with the record data regenerated signal S1 that is captured between address 4 (address4) in address 3 and to be recorded in corresponding mark on the optical storage medium with power 3 (power3).Therefore, after record data regenerated signal S1 produced, by one section delay, control signal C2 just can be set as high levle again.And being used for activation detecting unit 1905, control signal C2 goes to detect a plurality of values of digital signal S2.Thus, corresponding to the asymmetry value β 1 of power 1, corresponding to the asymmetry value β 2 of power 2, just can generate respectively corresponding to the asymmetry value β 3 of power 3.
Please refer to Figure 22.Figure 22 is one second sequential chart of asymmetry metering system of the present invention.Control signal C1 produces according to the address of optical storage medium.In Figure 22, read from watt level in address 1 (address1) and the record data regenerated signal S1 that is captured between address 2 (address2) and to be recorded in corresponding mark on the optical storage medium with power 1 (power1); Read from watt level with the record data regenerated signal S1 that is captured between address 3 (address3) in address 2 and to be recorded in corresponding mark on the optical storage medium with power 2 (power2); Read from watt level with the record data regenerated signal S1 that is captured between address 4 (address4) in address 3 and to be recorded in corresponding mark on the optical storage medium with power 3 (power3).Therefore, after record data regenerated signal S1 produced, behind one second time delay dt3, control signal C1 just was set as low level.Thus, the operating frequency of offset units 1901 and Hi-pass filter 2001 just can be adjusted to low-frequency band during for low level in control signal C1.In addition, offset units 1901 all is made as high frequency band with the operating frequency of Hi-pass filter 2001.
Control signal C2 (address flag signals) produces according to the address of optical storage medium.Therefore, after record data regenerated signal S1 produced, by one section delay, control signal C2 just can be set as high levle again.And being used for activation detecting unit 1905, control signal C2 goes to detect a plurality of values of digital signal S2.Thus, corresponding to the asymmetry value β 1 of power 1, corresponding to the asymmetry value β 2 of power 2, just can generate respectively corresponding to the asymmetry value β 3 of power 3.
Spirit of the present invention is to go a plurality of values of detection record data reproduction signal and and then go to calculate its asymmetry value with digital mode.Therefore, the element that is used for detecting and calculate just can design more easily and finish.
The embodiment that the apparatus and method that above-mentioned asymmetry is measured only utilize the record data regenerated signal of different capacity mark to adjust the emissive power of optical disc drive for demonstration be not with limit of the present invention in the above embodiments.The present invention applicable to any basis in advance the regenerated signal of mark dynamically adjust in the write activity of power.
Figure 23 shows the calcspar according to the orbit centre compensation and the control of tilting of the described discs of one embodiment of the invention.Optical read head 2302 has fluorescence detector 2303, in order to the intensity of detection laser, and detected laser intensity is converted to electronic signal.Fluorescence detector 2303 can comprise the optical detection elements of predetermined number.
As previously mentioned, the DVD-RAM discs has the signal track of being made up of dimpled grain rail and burr rail, and data can be read and write to dimpled grain rail and burr rail, and perhaps one of dimpled grain rail and burr rail.Same, as shown in Figure 7, have staggered header area Header1, Header2, Header3 and Header4 in the starting position of each section.
Therefore, when setting DVD-RAM discs 2301, perhaps when carrying out read-write motion, will be projected on the track of DVD-RAM discs 2301 by the laser that laser diode sent of optical read head 2302, and will reflex to fluorescence detector 2303 by the laser of track reflection.Moreover when luminous point passed through the header region (non-write area) of DVD-RAM discs 2301, fluorescence detector 2303 was according to producing detection signal (optical signalling) #RF by the electronic signal that is proportional to laser intensity that optical detection elements detected and exported respectively.Therefore, can obtain shown in Figure 8 by reading channel 1 detected detection signal #RF.
In order to make analog-digital converter (ADC) 2305 correctly analog detection signal #RF is converted to digital signal, signal level that need to use signal adjusting module 2304 to adjust detection signal #RF makes its accurate value be arranged in the working range of analog-digital converter 2305, and being good near the central authorities that are positioned at working range.After the signal level of having adjusted detection signal #RF, signal adjusting module 2304 has produced adjusted adjustment detection signal #RF ' and has exported analog-digital converter 2305 to.According to one embodiment of the invention, signal adjusting module 2304 has a skew control device.According to another embodiment of the present invention, signal adjusting module 2304 has a Hi-pass filter (HPF).The simulation adjustment detection signal #RF ' that analog-digital converter (ADC) 2305 will have been adjusted side-play amount is converted to digital signal SD.Testing circuit 2306 comprises optical tilt error detector 2306A and orbit centre detecting device 2306B.Testing circuit 2306 detects servo detection signal according to digital signal SD.
Can depart from default path, for example inclination of DVD-RAM discs 2301 because of some heeling conditions by 2301 laser light reflected of DVD-RAM discs.Optical tilt error detector 2306A detects the direct current valley of digital signal SD and produces optical tilt error TL according to testing result.According to one embodiment of the invention, the optical tilt error TL that is positioned at track centre can be learnt by formula (1):
TL=[(ISHD1+ISHD2)-(ISHD3+ISHD4)]/2I 0 (1)
Wherein ISHD1, ISHD2, ISHD3 and ISHD4 represent the direct current valley of the vfo signal of header area Header1, Header2 shown in Fig. 6 B, Header3, Header4 respectively, and I 0Direct current position standard for MIRROR SITE.
According to another embodiment of the present invention, optical tilt error TL can get according to formula (1) is reduced to formula (2):
TL=ISHD1-ISHD3 (2)
When obtaining optical tilt error TL, optical tilt error detector 2306A output optical tilt error TL.After low-pass filter 2307A filtering, filtered optical tilt error TL exports inclination controller 2308 to.Inclination controller 2308 produces control signal TL_ctrl to proofread and correct the luminous point incident angle of DVD-RAM discs 2301 according to optical tilt error TL.
Seek rail control comprise by the electronic signal that is produced according to the light beam state detect track error signal and according to track error signal drive in one of optical read head seek rail actuator (actuator) with a target eyeglass of mobile optical read head to discs radially, therefore change the position of light beam with the track that follows the trail of the objective.According to one embodiment of the invention, push-pull type (push-pull) detecting device 2309 receives detection signal by seeking rail channel (Trackingchannel), and calculates orbit error according to the detection signal of seeking the rail channel.In order to compensate by the estimated orbit error of push-pull type detecting device 2309, track centre detecting device 2306B detects peak value and the valley of analog-digital converter (ADC) the 2305 digital signal SD that exported, and produces orbit centre error TC according to detecting knot.According to one embodiment of the invention, orbit centre error TC can be learnt by formula (3):
TC=(ISVFOHD1-ISVFOHD3)/(ISVFOHD1+ISVFOHD3) (3)
Wherein ISVFOHD1 and ISVFOHD3 are respectively the vfo signal amplitude of header area Header1, Header3 shown in Fig. 6 B.
According to another embodiment of the present invention, orbit centre error TC can get according to formula (3) is reduced to formula (4):
TC=ISVFOHD1-ISVFOHD3 (4)
After obtaining orbit centre error TC, track centre detecting device 2306B output orbit centre error TC.After low-pass filter 2307B filtering, filtered orbit centre error TC exports to and seeks rail controller 2310.Seek rail controller 2310 and produce control signal TC_ctrl with position according to the luminous point of school, the position DVD-RAM discs 2301 of the estimated orbit error of push-pull type detecting device 2309.
Must be noted that optical tilt error TL and orbit centre error TC can get according to the vfo signal of header area Header1 and Header3, its reason is because the signal amplitude of header area Header1 and Header3 is comparatively even and detected easily.Yet, also can utilize the vfo signal of other header regions to come detection optical droop error TL and orbit centre error TC.
Figure 24 A shows the calcspar according to described testing circuit 2306 of the embodiment of the invention and ADC 2305.Detection signal #RF provide to signal adjusting module 2304 so that signal level is adjusted in the working range of ADC2305.Signal adjusting module 2304 comprises variable gain amplifier (VGA) 2402, offset controller 2403A and eqalizing cricuit (equalizer) 2404.Variable gain amplifier 2402 is adjusted the gain of detection signal #RF.Offset controller 2403A is adjusted to the position standard of detection signal #RF in the working range of ADC 2305.Eqalizing cricuit 2404 #RF such as detection signal such as grade are to produce adjusted adjustment detection signal #RF '.At this, the operation frequency range of offset controller 2403A is adjustable, and the control signal C4 that the adjustment of operation frequency range is subjected to clock-generating device 2401 and is provided controls.
ADC2305 will adjust detection signal #RF ' and be converted to digital signal SD for testing circuit 2306 detections.Testing circuit 2306 detects the digital signal SD that ADC2305 exported, and provides the optical tilt error TL that produced and orbit centre error TC to inclination controller 2308 and seek rail controller 2310 respectively.At this, the action that testing circuit 2306 detects digital signal SD is that the control signal C5 that is subjected to clock-generating device 2401 and is provided controls.Moreover offset controller 2403B skew digital signal SD connects between the face and other signal bias amount with payment header area Header2 and Header4.After using offset controller 2403B skew digital signal SD, digital signal SD promptly is suitable as Data Detection.At this, the action of offset controller 2403B skew digital signal SD is that the control signal C6 that is subjected to clock-generating device 2401 and is provided controls.Moreover inclination controller 2308 or the output signal of seeking rail controller 2310 can be suppressed or ignore according to invalid signals INVALID.
Figure 24 B shows the calcspar according to described testing circuit 2306 of another embodiment of the present invention and ADC2305.Be that with Figure 24 A difference offset controller 2403A and 2403B are replaced by Hi- pass filter 2403C and 2403D, and operate with same action with the element that same numeral indicated.The working range of Hi-pass filter 2403C is adjustable, and the control signal C4 that is provided by clock-generating device 2401 controls.Moreover Hi-pass filter 2403D skew digital signal SD connects between the face and other signal bias amount with payment header area Header2 and Header4.After using Hi-pass filter 2403D skew digital signal SD, digital signal SD promptly is suitable as input.At this, the working range of Hi-pass filter 2403D is adjustable, and is subjected to the control of the control signal C6 that clock-generating device 2401 provided.According to one embodiment of the invention, clock-generating device 2401 can comprise that clock generating unit is with according to set waveform generation control signal C4, C5, C6.
Figure 25 shows the sequential chart according to described orbit centre error of one embodiment of the invention and droop error.The head prediction signal of signal IDGATE for being provided by clock-generating device 2401.When signal IDGATE was high logic level, optical read head 2302 was positioned at the header region of DVD-RAM discs 2301, and signal IDGATE is when hanging down logic level, and optical read head 2302 is positioned at the data area of DVD-RAM discs 2301.In order to offset the signal bias amount of header region and data area, the frequency range of offset controller 2403A and Hi-pass filter 2403C switches to the high workload frequency range by control signal C4, and the frequency range of offset controller 2403B and Hi-pass filter 2403D switches to the high workload frequency range by control signal C6.The frequency range of offset controller 2403A and Hi-pass filter 2403C is set at the high workload frequency range when control signal C4 is high logic level, and is set at low work bandwidth during for low logic level in control signal C4.The action of control signal C6 and control signal C4 are similar, but with header area Header1 difference be control signal C6 in header area Header3 begin locate to be set at equally high logic level with the signal bias of payment header area Header2 and Header3 with the Data Detection that carries out.Control signal C5 is high logic level in regional VFO1 and VFO3.Activation was with detection peak, valley and average when testing circuit 2306 was high logic level in control signal C5.When by behind the regional VFO3, can calculate orbit centre and droop error.
Figure 26 shows according to one embodiment of the invention described in order to carry out the sequential chart of orbit centre error and the employed invalid signals INVALID of droop error.When taking place to detect mistake, clock-generating device 2401 is set invalid signals INVALID and also is sent to inclination controller 2308 or seeks rail controller 2310, or ignores the testing result of droop error detecting device 2306A and orbit centre detecting device 2306B.Figure 26 shows a kind of wrong example that detects.When control signal C5 sets and invalid signals INVALID during for low logic level, shown in label 2600, set invalid signals INVALID suppressing inclination controller 2308 or to seek the output result of rail controller 2310, or ignore the testing result of droop error detecting device 2306A and orbit centre detecting device 2306B.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limiting scope of the present invention, anyly has the knack of this skill person, without departing from the spirit and scope of the present invention; can do a little change and retouching, so protection scope of the present invention is when looking being as the criterion that the claim scope defined.

Claims (19)

1. an electronic installation carries out circuit controls to a data-signal, comprises:
One variable gain amplifier amplifies described data-signal according to a yield value;
One peak-to-valley value detecting device detects a peak value and a valley of the data-signal after the described amplification;
One mode controller couples described peak-to-valley value detecting device, with described peak value and described valley and critical value comparison, produces one first control signal according to this;
One signal controlling loop produces one first step according to described first control signal, and upgrades described yield value according to described peak value and described valley with described first step.
2. electronic installation as claimed in claim 1, this device further comprises an analog-digital converter, couples described variable gain amplifier, and the output of the described variable gain amplifier of taking a sample is to produce a digital data signal; Wherein said peak-to-valley value detecting device is found out described peak value and described valley according to described digital data signal.
3. electronic installation as claimed in claim 1, wherein said signal controlling loop comprises an automatic gain controller.
4. electronic installation as claimed in claim 1, wherein said mode controller comprises:
One first comparer, with the just high critical value of described peak value and relatively;
One second comparer compares a described valley and a negative high critical value; And
One first pattern determining device couples the output terminal of described first comparer and described second comparer; Wherein:
If described peak value is higher than described just high critical value, described first comparer is exported a true value, otherwise exports a falsity;
If described valley is lower than described negative high critical value, described second comparer is exported a true value, otherwise exports a falsity; And
If described first comparer and second comparer are exported true value simultaneously, the then described first pattern determining device is exported described first and is controlled signal to described automatic gain controller.
5. electronic installation as claimed in claim 4, wherein:
Described first comparer further compares the just low critical value of described peak value and, and described just low critical value is less than described just high critical value;
Described second comparer further compares a described valley and a negative low critical value, and described negative low critical value is greater than described negative high critical value; And
If described peak value is lower than described just low critical value, described first comparer is exported a true value, otherwise exports a falsity;
If described valley is higher than described negative low critical value, described second comparer output is value always, otherwise exports a falsity; And
If described first comparer and second comparer are exported true value simultaneously, the then described first pattern determining device is exported described first and is controlled signal to described automatic gain controller.
6. electronic installation as claimed in claim 5, the wherein said first pattern determining device be one with the door.
7. electronic installation as claimed in claim 5, wherein said automatic gain controller strengthens according to described first control signal or dwindles described first step to adjust the formed gain control circuit of described variable gain amplifier, analog-digital converter and automatic gain controller.
8. electronic installation as claimed in claim 1, wherein said signal controlling loop comprises:
One offset controller couples described gain amplifier, detects the skew situation of described data-signal, produces a shifted signal to eliminate the skew of described data-signal; And
One totalizer couples the output terminal of described offset controller and the input end of described variable gain amplifier, upgrades described data-signal with shifted signal before described data-signal is imported described variable gain amplifier; Wherein:
Described mode controller produces one second control signal according to the comparative result of described peak value and described valley and described critical value; And
Offset controller produces one second step according to described second control signal, and upgrades described shifted signal with described second step.
9. electronic installation as claimed in claim 8, wherein said mode controller comprises:
One first comparer, with the just high critical value of described peak value and relatively;
One second comparer compares a described valley and a negative high critical value; And
One second pattern determining device couples the output terminal of described first comparer and described second comparer; Wherein:
If described peak value is higher than described just high critical value, described first comparer is exported a true value, otherwise exports a falsity;
If described valley is lower than described negative high critical value, described second comparer is exported a true value, otherwise exports a falsity; And
If one of them output true value of described first comparer and second comparer, the then described second pattern determining device is exported described second and is controlled signal to described offset controller.
10. electronic installation as claimed in claim 9, the wherein said second pattern determining device be one the door or an XOR gate.
11. electronic installation as claimed in claim 9, wherein said offset controller strengthens according to described second control signal or dwindles described second step to adjust the formed skew control loop of described variable gain amplifier, analog-digital converter, offset controller and totalizer.
12. a circuit controls method in order to a data-signal is carried out circuit controls, comprises:
According to a yield value described data-signal is amplified;
Detect a peak value and a valley of the data-signal after the described amplification;
With described peak value and described valley and critical value comparison, to produce a comparative result; And
According to described comparative result described data-signal is carried out circuit controls.
13. circuit controls method as claimed in claim 12 further comprises, the data-signal after sampling is amplified is to produce a digital data signal; Wherein said peak value and described valley are found out according to described digital data signal.
14. circuit controls method as claimed in claim 12 wherein comprises the step that data-signal carries out circuit controls:
According to described comparative result to produce one first step; And
Upgrade described yield value with described first step.
15. circuit controls method as claimed in claim 12, wherein the step with described peak value and a described valley and a critical value comparison comprises:
With the just high critical value of described peak value and relatively;
A described valley and a negative high critical value are compared; And
If described peak value is higher than described just high critical value, and described valley is lower than described negative high critical value, then sets one first and controls signal to a true value.
16. circuit controls method as claimed in claim 15, wherein the step with described peak value and a described valley and a critical value comparison further comprises:
With the just low critical value of described peak value and relatively;
A described valley and a negative low critical value are compared; And
If described peak value is lower than described just low critical value, and described valley is higher than described negative low critical value, then sets described first and controls signal to a true value.
17. circuit controls method as claimed in claim 16 further comprises, if described first control signal is a true value, then strengthens described first step to quicken the renewal of described yield value.
18. circuit controls method as claimed in claim 12 wherein comprises the step that described data-signal carries out circuit controls:
Detect the skew situation of described data-signal, produce a shifted signal to eliminate the skew of described data-signal;
Comparative result according to described peak value and described valley and described critical value produces one second control signal;
Produce one second step according to described second control signal;
Upgrade described shifted signal with described second step; And
Before amplifying described data-signal according to described shifted signal to be offset described data-signal.
19. circuit controls method as claimed in claim 18, the generation step of wherein said second control signal comprises:
With the just high critical value of described peak value and relatively;
A described valley and a negative high critical value are compared; And
If described peak value is higher than described just high critical value, perhaps described valley is lower than described negative high critical value, then sets described second and controls signal to a true value.
CN2007101096764A 2006-06-05 2007-06-05 Circuit control device and its method Active CN101086854B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US80388106P 2006-06-05 2006-06-05
US60/803,881 2006-06-05

Publications (2)

Publication Number Publication Date
CN101086854A true CN101086854A (en) 2007-12-12
CN101086854B CN101086854B (en) 2011-06-01

Family

ID=38937768

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007101096764A Active CN101086854B (en) 2006-06-05 2007-06-05 Circuit control device and its method

Country Status (2)

Country Link
CN (1) CN101086854B (en)
TW (1) TWI332752B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE112009000703T5 (en) * 2008-03-27 2011-02-17 Advantest Corp. Measuring device, parallel measuring device, test device, electronic device
TWI576679B (en) * 2014-06-11 2017-04-01 宇能電科技股份有限公司 Offset voltage automatic compensation system

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69620272T2 (en) * 1996-09-24 2003-07-24 Hewlett Packard Co Data processing equipment and method
US7215632B2 (en) * 2002-03-11 2007-05-08 Matsushita Electric Industrial Co., Ltd. Signal processing apparatus and signal processing method

Also Published As

Publication number Publication date
TW200746624A (en) 2007-12-16
CN101086854B (en) 2011-06-01
TWI332752B (en) 2010-11-01

Similar Documents

Publication Publication Date Title
US7796480B2 (en) Apparatus and methods for light spot servo signal detection
CN100380497C (en) Signal processing apparatus and signal processing method
US6671239B2 (en) Information recording/reproducing apparatus and method and information recording medium
US20080037390A1 (en) Read/write position controller for optical pickup
KR100943980B1 (en) Optical recording apparatus, optical reproduction apparatus, recording medium recording method, and recording medium reproduction method
US7724090B2 (en) Loop control apparatus and method thereof
CN101086854B (en) Circuit control device and its method
US20070280079A1 (en) Asymmetry measurement apparatus
US7272085B2 (en) Apparatus having switchable servo gains and offsets for optical disk drive and method thereof
JP3017382B2 (en) Optical disk drive
CN101086868B (en) Asymmetry measurement apparatus and related method
US20040228232A1 (en) Device for controlling focusing of light beam
US7102974B2 (en) Optical head optical output setting method and optical disk recording apparatus
CN101086858A (en) Apparatus and methods for light spot servo signal detection
JP2001297442A (en) Optical reproducing device
US7298680B2 (en) Optical disc apparatus
US7274643B2 (en) Information recording and reproducing apparatus and information recording medium
US7859979B2 (en) Optical disk apparatus, laser power controller, and laser power control method
US8345523B1 (en) Method and apparatus for optimizing optical recording
CN101447198B (en) Apparatus for adjusting focus offset signal and method thereof
KR100639671B1 (en) Defect detection circuit
JP2007250017A (en) Defect detecting device, optical disk device, and defect detecting method
JP2003091840A (en) Optical information recording and reproducing device
JP2002260250A (en) Information recording/reproducing apparatus
JPH08180420A (en) Optical recording and reprodcing device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant