CN101022544A - System clock reference automatic adjusting system and method - Google Patents
System clock reference automatic adjusting system and method Download PDFInfo
- Publication number
- CN101022544A CN101022544A CN 200610011331 CN200610011331A CN101022544A CN 101022544 A CN101022544 A CN 101022544A CN 200610011331 CN200610011331 CN 200610011331 CN 200610011331 A CN200610011331 A CN 200610011331A CN 101022544 A CN101022544 A CN 101022544A
- Authority
- CN
- China
- Prior art keywords
- pgmtime
- value
- system clock
- mean value
- difference mean
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
A system used for automatically regulate reference of system clock comprises filtering module of program time reference data, error calculation module of program time reference phase, conversion module of pulse generation and pulse voltage and voltage controlled oscillator. It is featured as solving problem of current receiver not adapting to difference on time reference standard of digital TV signal between different areas by adding a system clock reference calibration value obtaining module and a program time reference calibration module as well as a system time reference counter.
Description
Technical field
The present invention relates to adjust the time reference of digital television signal, particularly a kind of the different PCR that program produced (Program Clock Reference, Pgmtime benchmark) mistake after repeatedly multiplexing is carried out system clock reference automatic adjusting method and the system that intelligence is distinguished and handled.
Background technology
Pgmtime benchmark PCR is one 33 byte number, by the sampling thing of the clock-driven counter of 90kHz.
Illustrate that below in conjunction with Fig. 1 how decoder in the prior art rebuild the ground far away 27MHz clock of each program with PCR.
The PCR of 1 pair of data packet head of PCR data filter module takes a sample and exports, and the output signal of voltage controlled oscillator (VCO) 4 produces the 27MHz clock of a standard, stably drives STC (System TimeClock) counter 5; The value of stc counter 5 is taken a sample periodically, and output to PCR phase error computation module 2, the output of 2 pairs of stc counters 5 of PCR phase error computation module and the PCR of packet header sampling are compared, its difference is exactly the PCR phase error, come control impuls to take place and pulse voltage modular converter 3 with the arithmetic value of this phase error, thereby regulate the clock frequency output of voltage controlled oscillator 4, by above-mentioned processing procedure, the system clock reference of stc counter 5 and header PCR are matched.
DVB requires PCR to send with the speed of 25 PCR of per second at least.
Application number is 01123060.6, denomination of invention is that the Chinese patent application that the shake of live image engineering group program clock benchmark, frequency shift (FS) and drift rate are measured discloses a kind of method of how effectively determining PCR shake reason, how at receiving terminal the shake of PCR not to be adjusted yet this patent application has to describe;
The patent No. is 01819366.8, denomination of invention discloses the system clock that how to utilize single crystal oscillator to recover the multi-path digital performance system simultaneously for the patent of invention of regeneration of the program clock reference data that is used for Motion Picture Experts Group (MPEG) transport stream, but the related content that this patent not have description to adjust at the error of each road system clock yet;
Application number is 02111284.3, denomination of invention is to be used for the method for adjustment of Program Clock Reference of motion image expert group 2 and the Chinese patent application of device discloses the method that a kind of digital program is transmitted or multiplexing equipment is adjusted PCR numerical value automatically according to the variation of input and output code stream again, this method can reduce multiplexing front and back and change the PCR error that causes because of code check, transmits or multiplexing equipment but this method only is used for digital program.
Summary of the invention
The object of the present invention is to provide a kind of system clock reference automatic adjusting system and method, solve present receiver can't adapt to the otherness of different regions digital television signal on the time reference standard, can't be automatically at the different PCR mistakes that program produced after repeatedly multiplexing carry out that intelligence is distinguished and processing, PCR because of repeatedly multiplexing and before can't provide glibly that audio/video program and processing procedure do not possess a series of problems such as real-time under the non-type situation of many equipment.
To achieve these goals, the invention provides a kind of system clock reference automatic adjusting system, comprise Pgmtime reference data filtering module, Pgmtime reference phase error calculating module, pulse generation and pulse voltage modular converter, voltage controlled oscillator, wherein, also comprise:
One Pgmtime N Reference Alignment value and system clock reference corrected value acquisition module are used for obtaining Pgmtime N Reference Alignment value and system clock reference corrected value according to the difference mean value of looking audio frequency demonstration time mark and system clock reference;
One Pgmtime N Reference Alignment module, be used for the Pgmtime benchmark addition of described program N Reference Alignment value and described Pgmtime reference data filtering module output is obtained new Pgmtime benchmark, and send to described Pgmtime reference phase error calculating module and handle;
One system time reference counter, as base value, and the frequency of the clock pulse that produces by described voltage controlled oscillator on the basis of described base value constantly handles for described Pgmtime reference phase error calculating module from adding back output system clock signal with described system clock reference corrected value.
Above-mentioned system clock reference automatic adjusting system, wherein, described Pgmtime N Reference Alignment value and system clock reference corrected value acquisition module comprise:
Look audio frequency and show the timestamp data filtering module, be used for more described difference of looking audio frequency demonstration time mark and described system clock reference, and the statistics of storing certain number of times;
Difference mean value calculation module is used for calculating and preserve the mean value of described difference according to described statistics;
Classification of difference mean value and memory module are used for described difference mean value is classified;
Pgmtime N Reference Alignment value is obtained and processing module, obtains described Pgmtime N Reference Alignment value according to described classification results, and sends to described Pgmtime reference phase error calculating module;
The system time reference controller obtains described system time reference corrected value according to described Pgmtime N Reference Alignment value.
Above-mentioned system clock reference automatic adjusting system, wherein, described difference mean value comprises following 2 types:
The first kind, described difference mean value is within the voltage controlled oscillator controlled range;
Second type, described difference mean value and move within narrow limits near some fixed values outside the voltage controlled oscillator controlled range, but this frequency range that moves within narrow limits is within the voltage controlled oscillator controlled range;
The difference mean value of the described first kind, described Pgmtime N Reference Alignment value and system clock reference corrected value are 0;
The difference mean value of described second type, described Pgmtime N Reference Alignment value and system clock reference corrected value are described difference mean value;
Above-mentioned system clock reference automatic adjusting system, wherein, described difference mean value also comprises:
The 3rd type, difference mean value are outside the voltage controlled oscillator controlled range, and the positive and negative attribute of this difference and amplitude range do not have rule to seek; The difference mean value of described the 3rd type, described Pgmtime N Reference Alignment value is obtained and processing module continue to be followed the tracks of the variation of Pgmtime benchmark, before the Pgmtime benchmark returns to the described first kind and second type, the program input block is added as maximum, and the shake allowed band when simultaneously PTS being detected becomes the maximum difference that normal jitter range adds that detected Pgmtime benchmark changes.
In order better to realize above-mentioned purpose, the present invention also provides a kind of and has carried out the self-adjusting method of system clock reference according to described system clock reference automatic adjusting system, wherein, may further comprise the steps:
Pgmtime N Reference Alignment value and system clock reference corrected value obtaining step obtain Pgmtime N Reference Alignment value and system clock reference corrected value according to the difference mean value of looking audio frequency demonstration time mark and system clock reference;
Pgmtime N Reference Alignment step obtains new Pgmtime benchmark according to described program N Reference Alignment value and the addition of former program time reference, and sends to described new Pgmtime reference phase error calculating module and handle;
System time reference counting treatment step, as base value, and the frequency of the clock pulse that produces by described voltage controlled oscillator on the basis of described base value constantly handles for described Pgmtime reference phase error calculating module from adding back output system clock signal with described system clock reference corrected value.
Above-mentioned system clock reference automatic adjusting method, wherein, described Pgmtime N Reference Alignment value and system clock reference corrected value obtaining step specifically may further comprise the steps:
Step 11 is looked audio frequency and is shown the more described difference of looking audio frequency demonstration time mark and described system clock reference of timestamp data filtering module, and the statistics of storing certain number of times;
Step 12, the mean value of described difference is calculated and preserved to difference mean value calculation module according to described statistics;
Step 13, classification of difference mean value and memory module are classified to described difference mean value;
Step 14, Pgmtime N Reference Alignment value are obtained and processing module is obtained described Pgmtime N Reference Alignment value according to described classification results, and send to described Pgmtime reference phase error calculating module;
Step 15, the system time reference controller obtains described system time reference corrected value according to described Pgmtime N Reference Alignment value.
Above-mentioned system clock reference automatic adjusting method, wherein, described difference mean value comprises following 2 types:
The first kind, described difference mean value is within the voltage controlled oscillator controlled range;
Second type, described difference mean value and move within narrow limits near some fixed values outside the voltage controlled oscillator controlled range, but this frequency range that moves within narrow limits is within the voltage controlled oscillator controlled range; And
The difference mean value of the described first kind, described Pgmtime N Reference Alignment value and system clock reference corrected value are 0;
The difference mean value of described second type, described Pgmtime N Reference Alignment value and system clock reference corrected value are described difference mean value;
Above-mentioned system clock reference automatic adjusting method, wherein, described difference mean value also comprises:
The 3rd type, difference mean value are outside the voltage controlled oscillator controlled range, and the positive and negative attribute of this difference and amplitude range do not have rule to seek; The difference mean value of described the 3rd type, described Pgmtime N Reference Alignment value is obtained and processing module continue to be followed the tracks of the variation of Pgmtime benchmark, before the Pgmtime benchmark returns to the described first kind and second type, the program input block is added as maximum, and the shake allowed band when simultaneously PTS being detected becomes the maximum difference that normal jitter range adds that detected Pgmtime benchmark changes.
Utilize system clock reference automatic adjusting system of the present invention and method, can make to greatest extent receiver adapted to current different regions digital television signal on the time reference standard otherness; Making receiver can be automatically carry out intelligence at the different PCR mistakes that program produced after repeatedly multiplexing distinguishes and handles; Because of repeatedly still providing audio/video program glibly to greatest extent under the non-type situation of multiplexing and headend equipment, simultaneously treated process possesses real-time at PCR.
Description of drawings
Fig. 1 is the structural representation of prior art system clock reference automatic adjustment system; And
Fig. 2 is the structural representation of system clock reference automatic adjusting system of the present invention.
Embodiment
System clock reference automatic adjusting method of the present invention and system as shown in Figure 2, wherein this system comprises:
PCR data filter module 101 is used for the PCR of data packet head is taken a sample and output-pcr;
Pgmtime N Reference Alignment module 102 is used for the PCR addition of program N Reference Alignment value and 101 outputs of PCR data filter module is obtained new PCR, i.e. PCR ';
PCR phase error computation module 103 is used for the system clock of comparison stc counter 105 outputs and the packet header PCR ' after the calibration and compares, and obtains the PCR phase error;
Pulse generation and pulse voltage modular converter 104 are used for the PCR phase error is handled;
Voltage controlled oscillator 106 self can produce the 27MHz clock of standard, and can finely tune this clock according to the output signal of pulse generation and pulse voltage modular converter 104;
Stc counter 105, with the base value of STC corrected value counting, and the frequency by the external crystal-controlled oscillation clock pulse constantly adds certainly on the basis of this base value;
Drive the generation system clock by this 27MHz clock and STC corrected value;
PTS data filter module 111 is used for relatively looking audio frequency and shows time mark (Presentation TimeStamp is PTS) with the difference of system clock reference (STC), and the statistics of storing certain number of times;
Difference mean value calculation module 110 is used for looking the mean value that audio frequency shows the difference of time mark (PTS) and system clock reference (STC) according to the statistics calculating and the preservation of PTS data filter module 111;
Classification of difference mean value and memory module 109 are used for difference mean value is classified, and wherein difference mean value comprises following 3 types:
The first kind, difference mean value within the voltage controlled oscillator controlled range, the normal time-delay the when minor variations of this illustrative system clock reference belongs to transmitted data on network;
Second type, difference mean value is outside the voltage controlled oscillator controlled range, and near some fixed values, move within narrow limits, but this frequency range that moves within narrow limits is within the voltage controlled oscillator controlled range, show that the system clock reference mistake is because program has changed the code stream of original video-voice frequency flow after quilt is repeatedly multiplexing, make the former demonstration time mark (PTS) and the audio frequency of looking of reality show that there has been a constant difference time (PTS), and multiplexer is only proofreaied and correct PCR, and show as the system clock reference that recovered by PCR this moment and the difference between the former demonstration time mark fluctuates near a bigger constant all the time;
The 3rd type, difference mean value is outside the voltage controlled oscillator controlled range, and the positive and negative attribute of this difference and amplitude range do not have rule to seek, show that current video-voice frequency flow is because repeatedly multiplexing, not only changed the time showing benchmark of original video/audio code stream, also in time PCR is not proofreaied and correct simultaneously, the system clock reference that is recovered by PCR has departed from normal play greatly and has looked the required time reference of audio frequency;
Pgmtime N Reference Alignment value is obtained and processing module 108, obtains Pgmtime N Reference Alignment value and sends to Pgmtime N Reference Alignment module 102 and STC controller 107 is handled according to classification results, when only having the 3rd type, carries out other processing;
For the first kind, do not need to revise, Pgmtime N Reference Alignment value is obtained and processing module 108 Pgmtime N Reference Alignment value is set is 0;
For second type, Pgmtime N Reference Alignment value is obtained and processing module 108 difference mean values are set to Pgmtime N Reference Alignment value, and sends to Pgmtime N Reference Alignment module 102 and STC controller 107;
For the 3rd type, continue to follow the tracks of the variation of Pgmtime benchmark (PCR), before PCR returns to preceding two kinds of described situations of situation, the program input block is added as maximum, and the shake allowed band when simultaneously PTS being detected becomes the maximum difference that normal jitter range adds that detected PCR changes;
STC controller 107 carries out respective handling according to Pgmtime N Reference Alignment value and obtains the STC corrected value, and concrete processing method is as described below:
For the first kind, do not need to revise, STC controller 107 does not need stc counter 105 is revised yet;
For second type, the arithmetic sum of STC controller 107 STC corrected values and current system STC is set to Pgmtime N Reference Alignment value, and sends to stc counter as base value;
For the 3rd type, continue to follow the tracks of the variation of Pgmtime benchmark (PCR), before PCR returns to preceding two kinds of described situations of situation, the program input block is added as maximum, and the shake allowed band when simultaneously PTS being detected becomes the maximum difference that normal jitter range adds that detected PCR changes;
In conjunction with shown in Figure 2, system clock reference automatic adjusting method of the present invention comprises the steps:
Step 1 is obtained Pgmtime N Reference Alignment value and STC corrected value according to looking the difference mean value of audio frequency demonstration time mark (PTS) with system clock reference (STC), specifically may further comprise the steps:
Step 11, PTS data filter module 111 are relatively looked the difference that audio frequency shows time mark (PTS) and system clock reference (STC), and the statistics of storing certain number of times;
Step 12, difference mean value calculation module 110 calculate and preserve the mean value of the difference of looking audio frequency demonstration time mark (PTS) and system clock reference (STC) according to the statistics in the PTS data filter module 111;
Step 13, the difference mean value that difference mean value classification and 109 pairs of steps 12 of memory module obtain is classified, wherein above the difference mean value said 3 types;
Step 14, Pgmtime N Reference Alignment value is obtained and processing module 108 is obtained Pgmtime N Reference Alignment value according to the classification results of step 13 and sent to Pgmtime N Reference Alignment module 102 and STC controller 107 is handled, STC controller 107 carries out respective handling according to Pgmtime N Reference Alignment value, for the first kind, do not need to revise, Pgmtime N Reference Alignment value is obtained and processing module 108 Pgmtime N Reference Alignment value is set is 0, STC controller 107 does not need stc counter 105 is revised yet simultaneously; For second type, Pgmtime N Reference Alignment value is obtained and processing module 108 difference mean values are set to Pgmtime N Reference Alignment value, and sending to Pgmtime N Reference Alignment module 102 and STC controller 107, STC controller 107 obtains the STC corrected value with the currency addition of Pgmtime N Reference Alignment value and stc counter 105; For the 3rd type, continue to follow the tracks of the variation of Pgmtime benchmark (PCR), before PCR returns to preceding two kinds of described situations of situation, the program input block is added as maximum, and the shake allowed band when simultaneously PTS being detected becomes the maximum difference that normal jitter range adds that detected PCR changes;
Step 2 is adjusted Pgmtime benchmark and stc counter respectively according to the calibration value of Pgmtime benchmark and the corrected value of stc counter, and the computing system clock reference, specifically may further comprise the steps:
Step 21, PCR filter 101 is with the PCR of the packet header output of taking a sample;
The PCR addition of Pgmtime N Reference Alignment value that step 22, Pgmtime N Reference Alignment module 102 are obtained Pgmtime N Reference Alignment value and processing module 108 is exported and 101 outputs of PCR data filter module obtains new PCR, i.e. PCR ';
Step 23, PCR phase error computation module 103 compare the system clock of stc counter 104 outputs and the packet header PCR ' after the calibration compares, and obtain the PCR phase error;
Step 24, pulse generation and pulse voltage modular converter 104 are reconciled the high level pulsewidth of pulse generator and are come the voltage output of controlling impulse voltage modular converter with this according to the PCR phase error, and control voltage controlled oscillator 106 with this;
Step 25, voltage controlled oscillator 106 produce the 27MHz clock of a nominal according to the output result of pulse generation and pulse voltage modular converter 104;
Step 26, stc counter is a base value with the counting corrected value of STC controller output and the arithmetic sum of the STC numerical value of itself, and the frequency by the external crystal-controlled oscillation clock pulse constantly adds the output system clock certainly on the basis of base value.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection range of the appended claim of the present invention.
Claims (8)
1, a kind of system clock reference automatic adjusting system comprises Pgmtime reference data filtering module, Pgmtime reference phase error calculating module, pulse generation and pulse voltage modular converter, voltage controlled oscillator, it is characterized in that, also comprises:
One Pgmtime N Reference Alignment value and system clock reference corrected value acquisition module are used for obtaining Pgmtime N Reference Alignment value and system clock reference corrected value according to the difference mean value of looking audio frequency demonstration time mark and system clock reference;
One Pgmtime N Reference Alignment module, be used for the Pgmtime benchmark addition of described program N Reference Alignment value and described Pgmtime reference data filtering module output is obtained new Pgmtime benchmark, and send to described Pgmtime reference phase error calculating module and handle;
One system time reference counter, as base value, and the frequency of the clock pulse that produces by described voltage controlled oscillator on the basis of described base value constantly handles for described Pgmtime reference phase error calculating module from adding back output system clock signal with described system clock reference corrected value.
2, system clock reference automatic adjusting system according to claim 1 is characterized in that, described Pgmtime N Reference Alignment value and system clock reference corrected value acquisition module comprise:
Look audio frequency and show the timestamp data filtering module, be used for more described difference of looking audio frequency demonstration time mark and described system clock reference, and the statistics of storing certain number of times;
Difference mean value calculation module is used for calculating and preserve the mean value of described difference according to described statistics;
Classification of difference mean value and memory module are used for described difference mean value is classified;
Pgmtime N Reference Alignment value is obtained and processing module, obtains described Pgmtime N Reference Alignment value according to described classification results, and sends to described Pgmtime reference phase error calculating module;
The system time reference controller obtains described system time reference corrected value according to described Pgmtime N Reference Alignment value.
3, system clock reference automatic adjusting system according to claim 2 is characterized in that, described difference mean value comprises following 2 types:
The first kind, described difference mean value is within the voltage controlled oscillator controlled range;
Second type, described difference mean value and have change near some fixed values outside the voltage controlled oscillator controlled range, the frequency range of described change is within the voltage controlled oscillator controlled range; And
The difference mean value of the described first kind, described Pgmtime N Reference Alignment value and system clock reference corrected value are 0;
The difference mean value of described second type, described system clock reference corrected value are described difference mean value, and described Pgmtime N Reference Alignment value is the arithmetic sum of system clock reference corrected value and current system clock reference.
4, system clock reference automatic adjusting system according to claim 3 is characterized in that, described difference mean value also comprises:
The 3rd type, difference mean value are outside the voltage controlled oscillator controlled range, and the positive and negative attribute and the amplitude range of described difference mean value are irregular; The difference mean value of described the 3rd type, described Pgmtime N Reference Alignment value is obtained and processing module continue to be followed the tracks of the variation of Pgmtime benchmark, before the Pgmtime benchmark returns to the described first kind and second type, the program input block is added as maximum, will show that simultaneously the shake allowed band when time mark detects becomes the maximum difference that normal jitter range adds that detected Pgmtime benchmark changes.
5, the described system clock reference automatic adjusting system of claim 1 carries out the self-adjusting method of system clock reference, it is characterized in that, may further comprise the steps:
Pgmtime N Reference Alignment value and system clock reference corrected value obtaining step obtain Pgmtime N Reference Alignment value and system clock reference corrected value according to the difference mean value of looking audio frequency demonstration time mark and system clock reference;
Pgmtime N Reference Alignment step obtains new Pgmtime benchmark according to described program N Reference Alignment value and the addition of former program time reference, and sends to described new Pgmtime reference phase error calculating module and handle;
System time reference counting treatment step, arithmetic sum with the counting corrected value of system clock controller output and the system clock controller numerical value of itself is a base value, and the frequency of the clock pulse that produces by voltage controlled oscillator on the basis of described base value constantly handles for described Pgmtime reference phase error calculating module from adding back output system clock signal.
6, the self-adjusting method of system clock reference according to claim 5 is characterized in that, described Pgmtime N Reference Alignment value and system clock reference corrected value obtaining step specifically may further comprise the steps:
Step 11 is looked audio frequency and is shown the more described difference of looking audio frequency demonstration time mark and described system clock reference of timestamp data filtering module, and the statistics of storing certain number of times;
Step 12, the mean value of described difference is calculated and preserved to difference mean value calculation module according to described statistics;
Step 13, classification of difference mean value and memory module are classified to described difference mean value;
Step 14, Pgmtime N Reference Alignment value are obtained and processing module is obtained described Pgmtime N Reference Alignment value according to described classification results, and send to described Pgmtime reference phase error calculating module;
Step 15, the system time reference controller obtains described system time reference corrected value according to described Pgmtime N Reference Alignment value.
7, system clock reference automatic adjusting method according to claim 6 is characterized in that, described difference mean value comprises following 2 types:
The first kind, described difference mean value is within the voltage controlled oscillator controlled range;
Second type, described difference mean value and have change near some fixed values outside the voltage controlled oscillator controlled range, the frequency range of described change is within the voltage controlled oscillator controlled range;
The difference mean value of the described first kind, described Pgmtime N Reference Alignment value and system clock reference corrected value are 0;
The difference mean value of described second type, described system clock reference corrected value are described difference mean value, and described Pgmtime N Reference Alignment value is the arithmetic sum of system clock reference corrected value and current system clock reference.
8, system clock reference automatic adjusting method according to claim 7 is characterized in that, described difference mean value also comprises:
The 3rd type, difference mean value are outside the voltage controlled oscillator controlled range, and the positive and negative attribute and the amplitude range of described difference mean value are irregular; The difference mean value of described the 3rd type, described Pgmtime N Reference Alignment value is obtained and processing module continue to be followed the tracks of the variation of Pgmtime benchmark, before the Pgmtime benchmark returns to the described first kind and second type, the program input block is added as maximum, and the shake allowed band when simultaneously PTS being detected becomes the maximum difference that normal jitter range adds that detected Pgmtime benchmark changes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610011331 CN101022544A (en) | 2006-02-15 | 2006-02-15 | System clock reference automatic adjusting system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610011331 CN101022544A (en) | 2006-02-15 | 2006-02-15 | System clock reference automatic adjusting system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101022544A true CN101022544A (en) | 2007-08-22 |
Family
ID=38710176
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200610011331 Pending CN101022544A (en) | 2006-02-15 | 2006-02-15 | System clock reference automatic adjusting system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101022544A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104410930A (en) * | 2014-11-07 | 2015-03-11 | 青岛海信宽带多媒体技术有限公司 | A method and device for controlling playing speed of transport stream TS media file |
| CN114257700A (en) * | 2021-12-21 | 2022-03-29 | 伟乐视讯科技股份有限公司 | PCR correction method and system based on synchronization in timestamp mode platform |
| WO2023060540A1 (en) * | 2021-10-15 | 2023-04-20 | 深圳Tcl新技术有限公司 | Data processing method and apparatus, computer device, and storage medium |
-
2006
- 2006-02-15 CN CN 200610011331 patent/CN101022544A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104410930A (en) * | 2014-11-07 | 2015-03-11 | 青岛海信宽带多媒体技术有限公司 | A method and device for controlling playing speed of transport stream TS media file |
| WO2023060540A1 (en) * | 2021-10-15 | 2023-04-20 | 深圳Tcl新技术有限公司 | Data processing method and apparatus, computer device, and storage medium |
| CN114257700A (en) * | 2021-12-21 | 2022-03-29 | 伟乐视讯科技股份有限公司 | PCR correction method and system based on synchronization in timestamp mode platform |
| CN114257700B (en) * | 2021-12-21 | 2024-01-12 | 伟乐视讯科技股份有限公司 | PCR correction method and system based on synchronization in time stamp mode platform |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1969563B (en) | Rate limited control method and system for MPEG PCR dejittering | |
| US7561582B2 (en) | Data reception device | |
| JP4361561B2 (en) | Data receiving apparatus and data receiving method | |
| US6493832B1 (en) | Communication apparatus which handles a time stamp | |
| CN1669290B (en) | Jitter compensation method for systems having wall clocks | |
| US8149883B2 (en) | Data receiving device, data receiving method, and computer product | |
| US20060209769A1 (en) | Jitter correcting apparatus capable of ensuring synchronism between transmitter apparatus and receiver apparatus | |
| US6970526B2 (en) | Controlling the system time clock of an MPEG decoder | |
| US7778173B2 (en) | Clock recovery algorithm for remultiplexing MPEG-2 SPTSs and/or MPTSs in the presence of network jitter | |
| US8248168B2 (en) | PID control for transmitter-receiver synchronization | |
| US9106948B2 (en) | Adaptive PID controller for audio/video clock recovery | |
| US6704329B2 (en) | Minimizing the effect of jitter upon the quality of service operation of networked gateway devices | |
| CN101022544A (en) | System clock reference automatic adjusting system and method | |
| US9591376B2 (en) | Method and system for synchronizing signals in a communication system | |
| CN102204249B (en) | Constant bit rate padding of mpeg transport streams | |
| US8854964B2 (en) | Method and apparatus for determining a transport bit rate for a Multiprogram transport stream | |
| CN101051836B (en) | Device and method for timed synchronous transmission stream decoding and coding | |
| CN1997162B (en) | PCR correction method and device | |
| JPH11308203A (en) | Clock reproduction system | |
| JP3700817B2 (en) | Source clock recovery circuit | |
| JP5958008B2 (en) | Stream processing apparatus, stream processing method, and stream processing program | |
| CN105306987B (en) | A kind of device for controlling TS stream interface bit rate outputs | |
| US6829304B1 (en) | Method for clock recovery in MPEG systems | |
| JP4886758B2 (en) | Clock circuit and video processing apparatus | |
| JP2004104701A (en) | Communication terminal equipment and data communication program |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |