CN101000418A - Grid drive circuit and its driving method - Google Patents
Grid drive circuit and its driving method Download PDFInfo
- Publication number
- CN101000418A CN101000418A CN 200710001590 CN200710001590A CN101000418A CN 101000418 A CN101000418 A CN 101000418A CN 200710001590 CN200710001590 CN 200710001590 CN 200710001590 A CN200710001590 A CN 200710001590A CN 101000418 A CN101000418 A CN 101000418A
- Authority
- CN
- China
- Prior art keywords
- circuit unit
- drive circuit
- signal
- stage
- stage drive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
A grid drive circuit is prepared as using N numbers of driving circuit units to output a driving signal in sequence for driving N numbers of scan lines, feeding back driving signal outputted by K grade drive circuit unit to k-1 grade driving circuit unit for releasing accumulated charge in K-1 grade drive circuit unit, using control unit to output a positive phase and a negative phase time sequence signal to control N numbers of drive circuit units and to send a control signal for releasing accumulated charge in one drive circuit unit among N numbers of them.
Description
Technical field
The present invention relates to a kind of gate driver circuit and driving method, and particularly relate to a kind of gate driver circuit and driving method thereof that is used for liquid crystal indicator.
Background technology
In general LCD, one of gordian technique that the design of driving circuit is important often also is the quality of decision LCD and the key factor of manufacturing cost.Please refer to Fig. 1, Fig. 1 is the synoptic diagram that illustrates gate driver circuit in the general LCD.This gate driver circuit 100 comprises a plurality of drive circuit units 102 and a control module 104, wherein control module 104 is exported a voltage source V SS and anti-phase each other clock signal CK and XCK, controlling each drive circuit unit 102, and each drive circuit unit 102 output drive signal G in regular turn
1..., G
NTo corresponding sweep trace.
At first, control module 104 can transmit one and open beginning signal ST to first order drive circuit unit 102, uses driving first order drive circuit unit 102 and output drive signal G
1Then, again by the drive signal G of first order drive circuit unit 102 with output
1Be sent to second level drive circuit unit 102, use driving second level drive circuit unit 102 and output drive signal G
2Each drive circuit unit 102 is output drive signal in regular turn according to this all.
In addition, the drive signal G that is exported by second level drive circuit unit 102
2, also can feed back to first order drive circuit unit 102, use charges accumulated in the release first order drive circuit unit 102.That is the drive signal that the drive circuit unit 102 of back level is exported can feed back in the drive circuit unit 102 of prime, uses the stored charge in the drive circuit unit 102 that discharges prime.
Please refer to Fig. 2, Fig. 2 is the synoptic diagram that illustrates a kind of drive circuit unit.Wherein, transistor M3 promptly is the drive signal of being exported by the drive circuit unit 102 of back level in order to receive.In case transistor M3 receives the drive signal of being exported by the drive circuit unit 102 of back level and is switched on, the electric charge that then accumulates on node Q just can be released via transistor M3, make drive circuit unit 102 can therefore export more correct signal, and prolong the life-span of its use.Yet; because there is no, afterbody drive circuit unit 102 receives any feedback signal to discharge stored charge wherein; therefore afterbody drive circuit unit 102 usually can be along with the running time is more of a specified duration; and existence stored charge the more makes afterbody drive circuit unit 102 to operate equally effectively.
Summary of the invention
The objective of the invention is the afterbody drive circuit unit normally to be operated in order to solve the problem of electric charge accumulation in the afterbody drive circuit unit.
Another object of the present invention is in order to discharging the stored charge in the drive circuit unit, makes the exportable correct drive signal of drive circuit unit, and prolongs its serviceable life.
According to one embodiment of the invention, a kind of gate driver circuit is proposed, in order to drive the N bar sweep trace of a LCD, wherein N is a positive integer.This gate driver circuit comprises a N drive circuit unit and a control module.N drive circuit unit is respectively the 1st grade to N stage drive circuit unit, and export a drive signal in regular turn with the driven sweep line, wherein the drive signal exported of K stage drive circuit unit can feed back to (K-1) stage drive circuit unit, use the stored charge that discharges in (K-1) stage drive circuit unit, K=2 wherein, ..., N.Control module is then exported a positive clock signal and an anti-phase clock signal with N drive circuit unit of control, wherein control module after N stage drive circuit unit output drive signal, transmit one control signal to N drive circuit unit at least one of them, use the stored charge of one of them at least that discharges N drive circuit unit.
According to another embodiment of the present invention, a kind of driving method is proposed in order to drive above-mentioned gate driver circuit.The method comprises uses a control module driving N drive circuit unit in regular turn, make N the drive circuit unit drive signal of output correspondence in regular turn respectively, wherein the drive signal exported of K stage drive circuit unit can feed back to (K-1) stage drive circuit unit, use the stored charge that discharges in (K-1) stage drive circuit unit, K=2 wherein, ..., N; And use control module mat woven of fine bamboo strips N stage drive circuit unit output drive signal after, transmit one control signal to N drive circuit unit at least one of them, in order to the stored charge of one of them at least of N drive circuit unit of release.
The present invention can reduce the situation of electric charge accumulation in the gate driver circuit, and can therefore increase the serviceable life and the fiduciary level of gate driver circuit.
Description of drawings
For above and other objects of the present invention, feature, advantage and embodiment can be become apparent, appended graphic being described in detail as follows:
Fig. 1 is the synoptic diagram that illustrates gate driver circuit in the general LCD.
Fig. 2 is the synoptic diagram that illustrates a kind of drive circuit unit.
Fig. 3 is the synoptic diagram that illustrates according to the gate driver circuit of one embodiment of the invention.
Fig. 4 is the synoptic diagram that illustrates according to the gate driver circuit of another embodiment of the present invention.
Fig. 5 is the synoptic diagram that illustrates drive circuit unit among Fig. 4.
Fig. 6 is the process flow diagram that illustrates according to the driving method of one embodiment of the invention.
The main element symbol description:
100,300,400: gate driver circuit
102,302,302a: drive circuit unit
104,304,304a: control module
400: reset cell
M1～M4: transistor
Embodiment
Please refer to Fig. 3, Fig. 3 is the synoptic diagram that illustrates according to the gate driver circuit of one embodiment of the invention.This gate driver circuit 300 is in order to driving the N bar sweep trace in the LCD, and comprises a N drive circuit unit 302 and a control module 304, and wherein N is a positive integer.N drive circuit unit 302 is respectively the 1st grade to N stage drive circuit unit 302, wherein exports a drive signal in regular turn to N stage drive circuit unit 302 for the 1st grade, is respectively G
1..., G
N, use the N bar sweep trace that drives in the LCD.In addition, control module 304 output one positive clock signal CK and anti-phase clock signal XCK use N drive circuit unit 302 of control, and wherein the phase place of positive clock signal CK and anti-phase clock signal XCK is opposite.
In gate driver circuit 300, at first transmit one and open beginning signal ST to the 1 stage drive circuit unit 302 by control module 304, use driving the 1st stage drive circuit unit 302 and output drive signal G
1Then, again by the drive signal G of the 1st stage drive circuit unit 302 with output
1Be sent to the 2nd stage drive circuit unit 302, use driving the 2nd stage drive circuit unit 302 and output drive signal G
2That is, the drive signal G that K stage drive circuit unit 302 is exported
K, can be sent to (K+1) stage drive circuit unit 302, use driving (K+1) stage drive circuit unit 302, K=1 wherein, 2 ..., N-1.Thus, each drive circuit unit 302 just in regular turn output drive signal to the corresponding sweep trace.
In addition, the drive signal G that exported of the 2nd stage drive circuit unit 302
2, can feed back to the 1st stage drive circuit unit 302, use the stored charge that discharges in the 1st stage drive circuit unit 302, and the drive signal G that exported of 3rd level drive circuit unit 302
3, also can feed back to the 2nd stage drive circuit unit 302, use the stored charge that discharges in the 2nd stage drive circuit unit 302.That is, the drive signal G that mat woven of fine bamboo strips K stage drive circuit unit 302 is exported
K, can feed back to (K-1) stage drive circuit unit 302, use the stored charge that discharges in the mat woven of fine bamboo strips (K-1) the stage drive circuit unit 302.And, at N stage drive circuit unit output drive signal G
NAfterwards, control module 304 can transmit control signal CT to a N stage drive circuit unit 302, uses the stored charge that discharges in the N stage drive circuit unit 302.
Please refer to Fig. 4, for illustrating synoptic diagram according to the gate driver circuit of another embodiment of the present invention.With respect to Fig. 3, the N among Fig. 4 drive circuit unit 302a also can receive the control signal CT that is exported by control module 304a and discharge wherein stored charge with Fig. 4.That is control module 304a is in N stage drive circuit unit 302a output drive signal G
NAfterwards, also transmit among control signal CT to N the drive circuit unit 302a, use release stored charge wherein.It should be noted that in addition control module 304a also can only transmit among CT to of control signal or several drive circuit units 302a, that is transmit control signal CT in one of them drive circuit unit 302a at least, and release stored charge wherein.
Please refer to Fig. 5, for illustrating the synoptic diagram of drive circuit unit among Fig. 4.The structure of drive circuit unit 302 is roughly the same among the structure of this drive circuit unit 302a and Fig. 3, and also comprise a reset cell 400, and reset cell 400 is used the stored charge that discharges among the drive circuit unit 302a in order to receive the control signal CT that control module 304a is exported.Reset cell 400 comprises a transistor M4, and the gate terminal of transistor M4 is in order to receive control signal CT.When being switched on as transistor M4 reception control signal CT, the stored charge that is present in node Q can be released via transistor M4.
In addition, according to another embodiment of the present invention, a kind of driving method is proposed in order to drive above-mentioned gate driver circuit.Fig. 6 illustrates the process flow diagram according to the driving method of one embodiment of the invention.Please refer to Fig. 3 and Fig. 6.In step 600, at first use control module 304 to transmit positive clock signal CK and anti-phase clock signal XCK to N drive circuit unit 302, use N drive circuit unit 302 of control, wherein the phase place of positive clock signal CK and anti-phase clock signal XCK is opposite.Then in step 602, use control module 304 to transmit one and open beginning signal ST to the 1 drive circuit unit 302, use driving the 1st drive circuit unit 302 and output drive signal G
1Then in step 604, the drive signal G that K drive circuit unit 302 is exported
K, be sent to (K+1) drive circuit unit 302, use driving (K+1) drive circuit unit 302, K=1 wherein, 2 ..., N-1.At last, in step 606, as N drive circuit unit 302 output drive signal G
NAfterwards, re-use control module 304 and transmit control signal CT to the N drive circuit unit 302, in order to discharge the stored charge in the N drive circuit unit 302.
Referring again to Fig. 4 and Fig. 5, above-mentioned driving method also comprises makes control module 304a at N drive circuit unit 302a output drive signal G
NAfterwards, transmit control signal CT to a N drive circuit unit 302a at least one of them, and discharge charges accumulated by reset cell 400 wherein.
By the above embodiments as can be known, use the situation that gate driver circuit of the present invention can reduce electric charge accumulation in the gate driver circuit, and can therefore increase the serviceable life and the fiduciary level of gate driver circuit.
Though the present invention discloses as above with embodiment; but it is not in order to limit the present invention; have in the technical field under any and know the knowledgeable usually; without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is as the criterion when looking the scope that the accompanying Claim book defined.
Claims (15)
1. gate driver circuit, in order to drive the N bar sweep trace of a LCD, wherein N is a positive integer, it is characterized in that, this gate driver circuit comprises:
N drive circuit unit, comprise the 1st grade to N stage drive circuit unit, this N drive circuit unit is exported a drive signal in regular turn to drive described N bar sweep trace, wherein the drive signal exported of this K stage drive circuit unit can feed back to this (K-1) stage drive circuit unit, use the stored charge that discharges in this (K-1) stage drive circuit unit, K=2 wherein, 3, ..., N; And
One control module, export a positive clock signal and an anti-phase clock signal to control this N drive circuit unit, wherein this control module after this N stage drive circuit unit output drive signal, transmit one control signal to this N drive circuit unit at least one of them, use the stored charge of one of them at least that discharges this N drive circuit unit.
2. gate driver circuit according to claim 1, it is characterized in that, this control module transmits this and controls signal in this N stage drive circuit unit after this N stage drive circuit unit output drive signal, use the stored charge that discharges in this N stage drive circuit unit.
3. gate driver circuit according to claim 1 is characterized in that, this N drive circuit unit one of them comprises a reset cell at least, and this reset cell discharges the stored charge in the drive circuit unit in order to receive this control signal.
4. gate driver circuit according to claim 3 is characterized in that, this control module also after this N stage drive circuit unit output drive signal, transmits the described described reset cell that controls signal to.
5. gate driver circuit according to claim 3 is characterized in that described reset cell comprises a transistor, and this transistorized gate terminal is in order to receive this control signal.
6. gate driver circuit according to claim 1 is characterized in that, this control module transmits one and opens the beginning signal to described the 1st stage drive circuit unit, to drive the 1st stage drive circuit unit.
7. gate driver circuit according to claim 1 is characterized in that, the drive signal that this K stage drive circuit unit is exported can be sent to this (K+1) stage drive circuit unit, to drive this (K+1) stage drive circuit unit, K=1 wherein, 2, ..., N-1.
8. gate driver circuit according to claim 1 is characterized in that the phase place of this positive clock signal and this anti-phase clock signal is opposite.
9. a driving method in order to drive gate driver circuit according to claim 1, is characterized in that, this method comprises:
Use this control module to drive this N drive circuit unit in regular turn, make this N the drive circuit unit drive signal of output correspondence in regular turn respectively, wherein the drive signal exported of this K stage drive circuit unit can feed back to this (K-1) stage drive circuit unit, use the stored charge that discharges in this (K-1) stage drive circuit unit, K=2 wherein, 3 ..., N; And
Use this control module after this N stage drive circuit unit output drive signal, transmit one control signal to this N drive circuit unit at least one of them, in order to discharge the stored charge of one of them at least of this N drive circuit unit.
10. driving method according to claim 9, it is characterized in that, this control module transmits this and controls signal in this N stage drive circuit unit after this N stage drive circuit unit output drive signal, use the stored charge that discharges in this N stage drive circuit unit.
11. driving method according to claim 9 is characterized in that, this N drive circuit unit one of them comprises a reset cell at least, and this reset cell discharges the stored charge in the drive circuit unit in order to receive this control signal.
12. driving method according to claim 11 is characterized in that, also comprises to make this control module transmit this after this N stage drive circuit unit output drive signal to control signal to this reset cell.
13. driving method according to claim 11 is characterized in that, this reset cell comprises a transistor, and this transistorized gate terminal is in order to receive this control signal.
14. driving method according to claim 9 is characterized in that, also comprises to use this control module transmission one to open the beginning signal to the 1st stage drive circuit unit, uses driving the 1st stage drive circuit unit.
15. driving method according to claim 9, it is characterized in that, also comprise and use this control module to transmit a positive clock signal and an anti-phase clock signal to this N drive circuit unit, use this N of control drive circuit unit, wherein the phase place of this positive clock signal and this anti-phase clock signal is opposite.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710001590 CN101000418A (en) | 2007-01-08 | 2007-01-08 | Grid drive circuit and its driving method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710001590 CN101000418A (en) | 2007-01-08 | 2007-01-08 | Grid drive circuit and its driving method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101000418A true CN101000418A (en) | 2007-07-18 |
Family
ID=38692454
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200710001590 Pending CN101000418A (en) | 2007-01-08 | 2007-01-08 | Grid drive circuit and its driving method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101000418A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101582232B (en) * | 2008-11-04 | 2010-12-08 | 友达光电股份有限公司 | Gate driver and operation method thereof |
| CN101938274A (en) * | 2009-06-30 | 2011-01-05 | 瀚宇彩晶股份有限公司 | Integrated grid driving circuit |
| CN101996577A (en) * | 2009-08-18 | 2011-03-30 | 奇美电子股份有限公司 | Image display system |
-
2007
- 2007-01-08 CN CN 200710001590 patent/CN101000418A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101582232B (en) * | 2008-11-04 | 2010-12-08 | 友达光电股份有限公司 | Gate driver and operation method thereof |
| CN101938274A (en) * | 2009-06-30 | 2011-01-05 | 瀚宇彩晶股份有限公司 | Integrated grid driving circuit |
| CN101996577A (en) * | 2009-08-18 | 2011-03-30 | 奇美电子股份有限公司 | Image display system |
| CN101996577B (en) * | 2009-08-18 | 2015-04-01 | 群康科技(深圳)有限公司 | Image display system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2509077B1 (en) | Shifting register and apparatus for driving gate lines | |
| CN103927960B (en) | A kind of gate drive apparatus and display device | |
| CN102708926B (en) | A kind of shift register cell, shift register, display device and driving method | |
| US8242834B2 (en) | Charge pump circuit | |
| CN100464306C (en) | Sequentially electrifying device, method and single board | |
| US10115335B2 (en) | Shift register unit and driving method thereof, gate driving circuit and display device | |
| CN105206246A (en) | Scan driving circuit and liquid crystal display device employing same | |
| CN101847377A (en) | Gate drive device of liquid crystal display | |
| US20090051639A1 (en) | Method and device for reducing voltage stress at bootstrap point in electronic circuits | |
| KR20140135947A (en) | Shift register unit and display device | |
| CN103247276A (en) | Gate drive circuit and array substrate | |
| US20110102069A1 (en) | Charge pump circuit and driving method thereof | |
| CN101000418A (en) | Grid drive circuit and its driving method | |
| CN105788551A (en) | Driving system compatible with multiple display modes | |
| CN102364571A (en) | Gate driving device and ghost eliminating method | |
| CN103456365A (en) | Shift register unit, shift register and display device | |
| CN1838325A (en) | High voltage switching circuit of nonvolatile memory device | |
| CN100533539C (en) | Grid drive circuit and its drive circuit unit | |
| CN103021354B (en) | Shifting register unit, gate driving circuit and display device | |
| CN102760410A (en) | Scanning driving device and driving signal generating method thereof | |
| CN104318887B (en) | Display device and driving method thereof | |
| CN110418456B (en) | Processing method for amplitude modulation type signal based on power line transmission and LED module | |
| CN102081969A (en) | Shift register circuit and two-way transmission gate drive circuit | |
| US20040201414A1 (en) | Voltage supply distribution architecture for a plurality of memory modules | |
| CN110428862B (en) | Shift register circuit, driving method thereof and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20070718 |