CN100576212C - 基于桶的跟踪方法 - Google Patents
基于桶的跟踪方法 Download PDFInfo
- Publication number
- CN100576212C CN100576212C CN200610088920A CN200610088920A CN100576212C CN 100576212 C CN100576212 C CN 100576212C CN 200610088920 A CN200610088920 A CN 200610088920A CN 200610088920 A CN200610088920 A CN 200610088920A CN 100576212 C CN100576212 C CN 100576212C
- Authority
- CN
- China
- Prior art keywords
- bucket
- net
- instance
- tracks
- signature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200610088920A CN100576212C (zh) | 2006-07-26 | 2006-07-26 | 基于桶的跟踪方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200610088920A CN100576212C (zh) | 2006-07-26 | 2006-07-26 | 基于桶的跟踪方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101114306A CN101114306A (zh) | 2008-01-30 |
CN100576212C true CN100576212C (zh) | 2009-12-30 |
Family
ID=39022645
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200610088920A Active CN100576212C (zh) | 2006-07-26 | 2006-07-26 | 基于桶的跟踪方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100576212C (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101593222B (zh) * | 2008-05-28 | 2011-09-14 | 北京华大九天软件有限公司 | 一种实现版图验证中密度检查的方法 |
US8701058B2 (en) * | 2009-06-18 | 2014-04-15 | Semiconductor Insights Inc. | Integrated circuit analysis systems and methods |
-
2006
- 2006-07-26 CN CN200610088920A patent/CN100576212C/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN101114306A (zh) | 2008-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yang et al. | Balanced partitioning | |
Umans et al. | Complexity of two-level logic minimization | |
Diamond | Time-dependent differential inclusions, cocycle attractors and fuzzy differential equations | |
Murgai et al. | Improved logic synthesis algorithms for table look up architectures | |
CN100440480C (zh) | 用于校验受研究系统的完整模型的属性的方法和系统 | |
US7003738B2 (en) | Process for automated generation of design-specific complex functional blocks to improve quality of synthesized digital integrated circuits in CMOS using altering process | |
Cong et al. | Technology mapping for FPGAs with embedded memory blocks | |
CN101299217B (zh) | 一种地图信息处理的方法、装置和系统 | |
WO2005008369A3 (en) | Abstract data linking and joining interface | |
CN100576212C (zh) | 基于桶的跟踪方法 | |
Lavagno et al. | Synthesis of hazard-free asynchronous circuits with bounded wire delays | |
CN100359488C (zh) | 一种基于功能覆盖率的随机激励的自动产生方法 | |
CN105843982A (zh) | 用于可编程逻辑器件的位流生成方法、装置及设计系统 | |
CN115705446A (zh) | 集成电路的后仿真方法和装置 | |
Gravner et al. | Limiting behavior of 3-color excitable media on arbitrary graphs | |
CN104992032A (zh) | 一种多电压域设计中保持时间的修正方法 | |
Atserias | Distinguishing SAT from polynomial-size circuits, through black-box queries | |
Ravikumar | A fault-tolerant merge sorting algorithm | |
US20050108675A1 (en) | Pattern recognition in an integrated circuit design | |
CN106952198A (zh) | 一种基于Apriori算法的学生就业数据分析方法 | |
CN100449320C (zh) | 板级时序电路测试矢量生成方法 | |
Salek et al. | Hierarchical buffered routing tree generation | |
Khasidashvili et al. | TRANS: Efficient sequential verification of loop-free circuits | |
Murgai | Logic synthesis for field-programmable gate arrays | |
Holt et al. | Minimizing interconnect energy through integrated low-power placement and combinational logic synthesis |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: BEIJING HUADAJIUTIAN SOFTWARE CO., LTD. Free format text: FORMER OWNER: BEIJING ZHONGDIANHUADA ELEKTRON DESIGN LIMITED LIABILITY COMPANY Effective date: 20090807 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20090807 Address after: Beijing city Chaoyang District Gaojiayuan No. 1 post encoding: 100015 Applicant after: Beijing Jiutian Digital Technology Co., Ltd. Address before: Beijing city Chaoyang District Gaojiayuan No. 1 post encoding: 100015 Applicant before: Beijing CEC Huada Electronic Design Co., Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee | ||
CP02 | Change in the address of a patent holder |
Address after: 100102 Beijing city two Chaoyang District Lize Road No. 2 A block 2 layer Patentee after: Beijing Jiutian Digital Technology Co., Ltd. Address before: 100015 Beijing city Chaoyang District Gaojiayuan No. 1 Patentee before: Beijing Jiutian Digital Technology Co., Ltd. |
|
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: 100102 Beijing city two Chaoyang District Lize Road No. 2 A block 2 layer Patentee after: Beijing Huada Jiutian Technology Co.,Ltd. Address before: 100102 Beijing city two Chaoyang District Lize Road No. 2 A block 2 layer Patentee before: HUADA EMPYREAN SOFTWARE Co.,Ltd. |