CN100570551C - 用于降低流水线处理器中缓冲容量的方法 - Google Patents

用于降低流水线处理器中缓冲容量的方法 Download PDF

Info

Publication number
CN100570551C
CN100570551C CNB2005800445729A CN200580044572A CN100570551C CN 100570551 C CN100570551 C CN 100570551C CN B2005800445729 A CNB2005800445729 A CN B2005800445729A CN 200580044572 A CN200580044572 A CN 200580044572A CN 100570551 C CN100570551 C CN 100570551C
Authority
CN
China
Prior art keywords
packet
cost information
interface
streamline
grouping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005800445729A
Other languages
English (en)
Chinese (zh)
Other versions
CN101088065A (zh
Inventor
汤玛斯·柏顿
贾克柏·卡斯崔姆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
A Strategic Position Lelateniuke Co
Original Assignee
Xelerated AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xelerated AB filed Critical Xelerated AB
Publication of CN101088065A publication Critical patent/CN101088065A/zh
Application granted granted Critical
Publication of CN100570551C publication Critical patent/CN100570551C/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Data Exchanges In Wide-Area Networks (AREA)
CNB2005800445729A 2004-12-22 2005-12-20 用于降低流水线处理器中缓冲容量的方法 Expired - Fee Related CN100570551C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE04031282 2004-12-22
SE0403128A SE0403128D0 (sv) 2004-12-22 2004-12-22 A method for a processor, and a processor
US60/643,580 2005-01-14

Publications (2)

Publication Number Publication Date
CN101088065A CN101088065A (zh) 2007-12-12
CN100570551C true CN100570551C (zh) 2009-12-16

Family

ID=34075257

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800445729A Expired - Fee Related CN100570551C (zh) 2004-12-22 2005-12-20 用于降低流水线处理器中缓冲容量的方法

Country Status (3)

Country Link
CN (1) CN100570551C (sv)
SE (1) SE0403128D0 (sv)
TW (1) TWI394078B (sv)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105474168B (zh) * 2014-06-30 2018-03-09 华为技术有限公司 网络装置执行的数据处理方法和相关设备
CN108628277B (zh) * 2018-08-16 2020-07-24 珠海格力智能装备有限公司 工作站的分配处理方法及装置、系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN85107692A (zh) * 1985-10-19 1987-05-06 霍尼韦尔信息系统公司 多处理机公用的流水线超高速缓冲存储器
CN1232219A (zh) * 1998-03-23 1999-10-20 日本电气株式会社 流水线型多处理器系统
WO2002027483A2 (en) * 2000-09-29 2002-04-04 Intel Corporation Trace buffer for loop compression
US6757249B1 (en) * 1999-10-14 2004-06-29 Nokia Inc. Method and apparatus for output rate regulation and control associated with a packet pipeline

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7421572B1 (en) * 1999-09-01 2008-09-02 Intel Corporation Branch instruction for processor with branching dependent on a specified bit in a register
KR100800958B1 (ko) * 2001-10-04 2008-02-04 주식회사 케이티 토큰 버켓을 이용한 트래픽 플로우 제어 방법

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN85107692A (zh) * 1985-10-19 1987-05-06 霍尼韦尔信息系统公司 多处理机公用的流水线超高速缓冲存储器
CN1232219A (zh) * 1998-03-23 1999-10-20 日本电气株式会社 流水线型多处理器系统
US6757249B1 (en) * 1999-10-14 2004-06-29 Nokia Inc. Method and apparatus for output rate regulation and control associated with a packet pipeline
WO2002027483A2 (en) * 2000-09-29 2002-04-04 Intel Corporation Trace buffer for loop compression

Also Published As

Publication number Publication date
SE0403128D0 (sv) 2004-12-22
TW200632741A (en) 2006-09-16
TWI394078B (zh) 2013-04-21
CN101088065A (zh) 2007-12-12

Similar Documents

Publication Publication Date Title
US8250231B2 (en) Method for reducing buffer capacity in a pipeline processor
US11036556B1 (en) Concurrent program execution optimization
US8077618B2 (en) Using burst tolerance values in time-based schedules
US6646986B1 (en) Scheduling of variable sized packet data under transfer rate control
US6721796B1 (en) Hierarchical dynamic buffer management system and method
CN101057481B (zh) 为在网络中路由而利用要以优先级处理的分组的隐式确定来调度分组的方法和设备
US7457296B2 (en) Method and apparatus for sorting packets in packet schedulers using a connected trie data structure
US20090207846A1 (en) Propagation of minimum guaranteed scheduling rates among scheduling layers in a hierarchical schedule
EP0989770B1 (en) Packet transfer control apparatus and scheduling method therefor
WO2006089560A1 (en) A method of and a system for controlling access to a shared resource
US20060274779A1 (en) Filling token buckets of schedule entries
Kostrzewa et al. Dynamic control for mixed-critical networks-on-chip
CN110474670A (zh) 一种基于FPGA的SpaceFibre星载网络服务质量控制系统
Kranich et al. NoC switch with credit based guaranteed service support qualified for GALS systems
CN100570551C (zh) 用于降低流水线处理器中缓冲容量的方法
WO2001020876A1 (en) Allocating network bandwidth
Kim Bandwidth and latency guarantees in low-cost, high-performance networks
Eugster et al. Essential traffic parameters for shared memory switch performance
US20060153243A1 (en) Scheduling eligible entries using an approximated finish delay identified for an entry based on an associated speed group
EP1774721B1 (en) Propagation of minimum guaranteed scheduling rates
Tyan A rate-based message scheduling paradigm
Tobuschat et al. Selective congestion control for mixed-critical networks-on-chip
Eugster et al. Admission control in shared memory switches
Ren et al. Dynamic Priority Coflow Scheduling in Optical Circuit Switched Networks
KR101794765B1 (ko) 다중 데이터 링크 처리기 상에서 쓰레드 스케줄링 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20120401

Address after: Stockholm, Sweden

Patentee after: A strategic position Lelateniuke company

Address before: Stockholm, Sweden

Patentee before: Xelerated AB

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20091216

Termination date: 20191220