CN100529766C - Equivalent sampling device - Google Patents

Equivalent sampling device Download PDF

Info

Publication number
CN100529766C
CN100529766C CNB2007100502652A CN200710050265A CN100529766C CN 100529766 C CN100529766 C CN 100529766C CN B2007100502652 A CNB2007100502652 A CN B2007100502652A CN 200710050265 A CN200710050265 A CN 200710050265A CN 100529766 C CN100529766 C CN 100529766C
Authority
CN
China
Prior art keywords
module
sampling
trigger
clock
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2007100502652A
Other languages
Chinese (zh)
Other versions
CN101144835A (en
Inventor
黄建国
曾浩
张沁川
邱渡裕
叶芃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CNB2007100502652A priority Critical patent/CN100529766C/en
Publication of CN101144835A publication Critical patent/CN101144835A/en
Application granted granted Critical
Publication of CN100529766C publication Critical patent/CN100529766C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

The present invention discloses an equivalent sampling device. A delay adjusting module outputs a sampling clock and a synchronous clock. The phase of the sampling clock can change accurately within a certain range, and a single change can collect a group of data. A certain phase relationship exists between the synchronous clock and the sampling clock. The synchronous module synchronizes and outputs the tested input signal and the synchronous clock to a collecting module, and collects data under the control of the sampling clock. A route of triggering signal is outputted to a triggering module through a triggering passage, the triggering module outputs the triggering signal to ensure the delay adjusting module to trigger for one time for a time of data collecting. Since the sampling can be independent of the triggering, the interval between the sample times is a known period, when the triggering comes, the interior of the triggering module can sample continuously, and the triggering depth can be preset for observing the signal before being triggered. At the same time, using the delay method to change the phase can change the sampling interval of the sampling clock, and the circuit is easy and simple.

Description

A kind of equivalent sampling device
Technical field
The present invention relates to the sampling apparatus of in a kind of data acquisition equipment waveform being sampled, specifically, relate to the equivalent sampling device of in a kind of high-speed data acquisition the periodicity emphasis complex signal being sampled.
Background technology
In the prior art, the high-speed sampling of waveform there are two kinds of common implementations: real-time sampling and equivalent sampling.
In the real-time sampling, sampled point all is to gather according to a fixing order.The order of this waveform sampling is identical with the order that sampled point occurs on the oscillograph screen.As long as a trigger event just can start whole collection actions.In a lot of application scenarios, the temporal resolution that the real-time sampling mode is provided still can not satisfy the requirement of work, and in these application scenarios, the signal that observe usually is repeated, and promptly identical signal graph repeatedly occurred by the well-regulated time interval.
For these signals, many groups sampled point that oscillograph can collect from the signal period of plurality of continuous constitutes waveform, and first group of new sampled point all is to start collection by a new trigger event, and this is called equivalent time sampling.Under this pattern, after a trigger event arrived, oscillograph was for example gathered five sampled points and is deposited them in storer with regard to the part of acquired signal waveform.Another trigger event then is used for gathering five other sampled points, and it is stored in the diverse location of same storer, so go on through after the several times trigger event, enough sampled points of store memory storage, just can on screen, rebuild a complete waveform, equivalent time sampling makes oscillograph provide very high time separation rate under the Gao Shiji value of setting, so, just look like that oscillograph has had than the much higher virtual sampling rate of its actual sampling rate or claims equivalent time sampling speed.
Equivalent time sampling speed is a kind of round-about way of expression oscillograph horizontal resolution under Gao Shiji is provided with.If it shows that also the method for using real-time sampling will obtain the needed sampling rate of identical temporal resolution, the real-time sampling speed that the equivalent time sampling speed ratio can reach now is much higher.Simultaneously, adopt Equivalent Sampling Technology then can realize the product that the sampling rate index is very high with low cost, than the product of real-time sampling, except observing the transient signal, others are no less than the product of real-time sampling.
In the prior art, adopt two kinds of different technology to realize equivalent time sampling, i.e. sequential sampling and stochastic sampling.
1, sequential sampling
As shown in Figure 1, when adopting sequential sampling, the collection of sampled point is to be undertaken by a fixing order, i.e. gathering from left to right on screen, everyly come a new trigger event just to gather a sampled point, in order to fill up a complete waveform recording, there are what memory locations just to need what trigger events in the record.
And, after first trigger event arrives, just gather first sampled point immediately, and deposit it in storer.Second trigger event then is used for a super moving timing system, this timing system will produce a very little time delay Δ t, after time delay through this Δ t, gather second sampled point again, temporal resolution in the trace storer just equals this little Δ t time delay, and its value may be less than 50ps.After the 3rd trigger event arrived, this timing system then produced the time delay of 2 Δ t.Later gather the 3rd sampling again this time delay, and go on like this.
The collection of n new sampled point is to carry out after the time that has postponed (n-1) Δ t with respect to similar trigger event in other words.Consequently the waveform that shows on the oscillograph is made of the sampled point that occurs by definite sequence.Be the Far Left of first sampled point at screen, then each sampled point constitutes display waveform successively to the right.
Under the sequential sampling pattern, gather the periodicity of waveform, promptly the trigger event number equals the record length of storer.Sequential sampling can be realized back trigger delay function, but pre-trigger message can not be provided, and can not observe the signal before triggering, and is unfavorable for the analysis of signal.
2, stochastic sampling
As shown in Figure 2, in the oscillograph that uses stochastic sampling, first group of sampled point is to gather in the moment at random, and it is irrelevant with trigger event, between these sampled points the time be spaced apart the known time, determine by sampling clock, when oscillograph when waiting for that trigger event arrives, it is inner just in continuous sampling and the result is stored.A timing system when a trigger event arrives in the oscillograph just begins to adopt a moment up to the next one constantly from this and carries out time measurement.Because sampling interval is fixed, so the Time Calculation that from then on oscillograph just can be measured goes out the position of sampled point in storer of all collections.After all sampled point storages of gathering for the first time finish, just begin to gather one group of new sampled point and wait for new trigger event, after new trigger event arrived, timekeeping system was carried out new time measurement again and is calculated these new sampling point positions.These new sampled points drop on the not filling position of once gathering that produces between the some filling position of adopting, and in this way, the waveform trace just is made of the one group of group sampled point that occurs on the random site on the X-axis.
Time discriminator in the stochastic sampling is its gordian technique, it is used to discern triggers first sampled point clock of back with the mistiming between the trigger point, realize that and often need to be aided with complicated peripheral circuit the precision of measurement and the reliability of circuit are difficult to guarantee for the measurement of mistiming.The information after advantage is to provide pre-trigger message and triggers of random sampling technique.
Summary of the invention
The objective of the invention is to overcome above-mentioned deficiency of the prior art, provide a kind of circuit simple, pre-trigger message can be provided, can observe the equivalent sampling device that triggers front signal.
For achieving the above object, equivalent sampling device of the present invention comprises signal acquisition module, trigger port, trigger module, control module, it is characterized in that, also comprises a time delay adjustment module and a synchronization module;
The delay adjusting module is exported sampling clock and synchronous clock under the control of control module, sampling clock is under the delay adjusting module controls, and phase place accurately changes within the specific limits, changes once, and carries out one group of data acquisition; Definite phase relation is arranged between synchronous clock and the sampling clock;
Synchronization module carries out the synchronous clock of detected input signals and the output of delay adjusting module synchronously, and the input signal after outputs to acquisition module synchronously, under sampling clock control, carries out data acquisition;
One tunnel trigger pip outputs to trigger module through trigger port, and trigger module output trigger pip triggers once the delay adjusting module, carries out a data acquisition.
Equivalent sampling device of the present invention is to realize the foregoing invention purpose like this, and utilization signal Synchronization technology and time delay adjustment technology are realized the equivalent sampling of high speed periodic signal.By detected input signals and sampling clock is synchronous, guarantee that promptly measured signal remains consistent with the phase place of sampling clock before sampling, the phase differential between sampling clock and signal Synchronization clock is regulated in accurate then stepping, after repeated acquisition repeatedly, according to the context of phase place, with the data amalgamation of gathering at every turn together, promptly can recover a complete waveform, and significantly improve the equivalent sampling rate of signal, improve the observation ability of waveform details.Simultaneously, sampling can be irrelevant with trigger event, between these sampled points the time be spaced apart the known time, determine by sampling clock, when oscillograph when waiting for that trigger event arrives, it is inner just in continuous sampling and the result is stored, and therefore the pre-triggering degree of depth can be set, and observes the signal before triggering.
In addition, adopt the time delay method to change phase place, thereby change the sampling interval time of sampling clock, circuit is simple easily.
The present invention can realize the high-speed data acquistion system of the equivalent sampling speed of GSPS level, and can apply it in the more high-speed data acquistion system, as digital storage oscilloscope, high speed waveform analyzer etc., for civilian, military project electronic equipment provide the more modern means of testing of high target.
Description of drawings
Fig. 1 is the equivalent sampling principle figure of prior art order;
Fig. 2 is a prior art equivalent sampling schematic diagram at random;
Fig. 3 is a kind of embodiment theory diagram of equivalent sampling device of the present invention;
Fig. 4 is an equivalent sampling device schematic diagram of the present invention
Fig. 5 is a kind of embodiment theory diagram of synchronization module shown in Figure 3.
Fig. 6 is a kind of concrete implementing procedure figure of equivalent sampling waveform acquisition of the present invention.
Embodiment
Below in conjunction with accompanying drawing, the preferred embodiments of the present invention is described.What need point out is that in the following description, when perhaps the detailed description of known function that adopts and design can desalinate subject content of the present invention, these were described in here and will be left in the basket.
Fig. 3 is a kind of embodiment theory diagram of equivalent sampling device of the present invention.Among the figure, equivalent sampling device comprises signal condition module 1, synchronization module 2, acquisition module 3, sample value storer 4, trigger port 5, trigger module 6, delay adjusting module 7, control module 8, microprocessor 9 and LCD 10.Wherein, sample value storer 4, trigger module 6, delay adjusting module 7,8 of control moulds realize that in a slice field programmable gate array (FPGA) the with dashed lines frame is partly represented among the figure.
In the present embodiment, signal condition passage 1 is transformed into the detected input signals of great dynamic range in the effective dynamic range of acquisition module 3 under the control of control module 8, to satisfy the requirement of acquisition module 3 samplings;
The synchronous clock of detected input signals that synchronization module 2 is come signal condition module 1 and 7 outputs of delay adjusting module is synchronous.Definite phase relation is arranged between sampling clock and the synchronous clock, and the detected input signals after synchronously also has the phase relation of determining with sampling clock;
Acquisition module 3 is made up of the two-forty analog to digital converter, be responsible for having the detected input signals of definite phase relation to finish Analog signals'digitalization with sampling clock with what synchronization module 2 was exported, sample value storer 4 is under the control of control module 8, digitized input signal is stored, microprocessor 9 OPADD signals then, by the Wave data of control module 8, be read in the microprocessor 9 sample value storer 4;
5 pairs of inputs of trigger port trigger pip is carried out shaping and level translation, then trigger pip is sent in the trigger module;
Trigger module 6 is finished the triggering function of trigger port 5 input signals under the control of control module 8, promptly the edge triggers, video triggers, pulsewidth triggers, slope triggers, and triggers delay adjusting module 7 and triggers sampling;
Delay adjusting module 7 is under the control of control module 8, sampling clock and synchronous clock that output has definite phase relation, and the phase place of control sampling clock accurately changes within the specific limits, every variation once, just under the control of trigger module, carry out a data acquisition, and the corresponding pre-degree of depth that triggers can be set, so that observe the signal before triggering.
Microprocessor 9 is controlled the setting and the sampling work of whole equivalent device by control module 8, and with the digitized input signal reduction of sample value storer 4 storages, shows by LCD 10.
According to the difference of the actual sample rate of FPGA type selecting and employing, can design the delay adjusting device of different accuracy.For example, if adopt the sampling rate of 100MHz, if the stepping of delay adjusting is 1/500, then the delay adjusting precision of phase place is 10ns * 1/500=20ps, and the equivalent sampling rate can reach 50GSPS;
After repeatedly gathering,, with the data amalgamation of gathering at every turn together, promptly can recover a complete waveform according to the context of phase place.
In the present embodiment, employing Analog company model is that the ADC of AD9481 samples, and resolution is 8BIT, high sampling rate is 250MSPS, data output rate can be reduced to 125MHz, and its interface is supported LVTTL, and microprocessor adopts a high performance digital signal processor (DSP).
And field programmable gate array (Field Programmable Gate Array, abbreviation FPGA) adopts the SPARTAN 3A Series FPGA of Xilinx company, this a series of FPGA has strengthened the function of clock control cell specially, DCM wherein (Digital Clock Manage) clock control module can realize the accurate phase modulation to input clock, is applicable to the application that high speed signal is handled.
Fig. 4 is an equivalent sampling device schematic diagram of the present invention.Among the figure, sampling is for the second time compared with sampling for the first time, sampling clock time-delay Δ t, the 4th sampling, sampling clock time-delay Δ t, this is the same with the order equivalent sampling, but equivalent sampling device of the present invention, once trigger and to obtain one group of sampled point, and the same equivalent sampling at random of this point is the same.Sampling simultaneously depends on sampling clock, therefore, the pre-triggering degree of depth can be set, and observes the signal before triggering.
Fig. 5 is a kind of embodiment theory diagram of synchronization module shown in Figure 3.As shown in the figure, detected input signals one tunnel is input in the programmable delay line 201, in another road input comparator 202, convert digital pulse signal to, and be input in the digital phase discriminator 203 with synchronizing pulse, digital phase discriminator 203 output phase difference signals, and be input in the programmable delay line 201, detected input signals is delayed time, and last detected input signals and synchronous clock are synchronous.
Fig. 6 is a kind of concrete implementing procedure figure of equivalent sampling waveform acquisition of the present invention.As shown in the figure, in the present embodiment, initialization sampling clock phase at first, it is N that pre-triggering and repeated acquisition number of times are set, and under the control of microprocessor and control module, equivalent sampling device begins detected input signals is gathered, after gathering once, the fine setting sampling clock phase, then, judge whether current times of collection equals N,, proceed to gather if be less than N, when sampling number equals N, stop to gather, then, by each time of acquisition orders amalgamation sampled data, show at last.
Need to prove that for the conditioning of input signal, the storage of the data of collection, processing, demonstration and trigger collection etc. belong to prior art, do not repeat them here.
Although above the illustrative embodiment of the present invention is described; but should be understood that; the invention is not restricted to the scope of embodiment; to those skilled in the art; as long as various variations appended claim limit and the spirit and scope of the present invention determined in; these variations are conspicuous, and all utilize innovation and creation that the present invention conceives all at the row of protection.

Claims (3)

1. an equivalent sampling device comprises signal acquisition module, trigger port, trigger module, control module, it is characterized in that, also comprises a time delay adjustment module and a synchronization module;
The delay adjusting module is exported sampling clock and synchronous clock under the control of control module, sampling clock is under the delay adjusting module controls, and phase place accurately changes within the specific limits, changes once, and carries out one group of data acquisition; Definite phase relation is arranged between synchronous clock and the sampling clock;
Synchronization module carries out the synchronous clock of detected input signals and the output of delay adjusting module synchronously, and the input signal after outputs to acquisition module synchronously, under sampling clock control, carries out data acquisition;
One tunnel trigger pip outputs to trigger module through trigger port, and trigger module output trigger pip triggers once the delay adjusting module, carries out a data acquisition.
2. equivalent sampling device according to claim 1 is characterized in that described synchronization module comprises programmable delay line, comparer and digital phase discriminator;
Detected input signals one tunnel is input in the programmable delay line, in another road input comparator, convert digital pulse signal to, and be input in the digital phase discriminator with synchronous clock, digital phase discriminator output phase difference signal, and be input in the programmable delay line, detected input signals is delayed time, make detected input signals and synchronous clock synchronous.
3. equivalent sampling device according to claim 1 is characterized in that, also comprises signal condition module, microprocessor and LCD;
The signal condition passage is transformed into the detected input signals of great dynamic range in the effective dynamic range of acquisition module under the control of control module, to satisfy the requirement of acquisition module sampling;
The synchronous clock of detected input signals that synchronization module is come the signal condition module and the output of delay adjusting module is synchronous; Definite phase relation is arranged between sampling clock and the synchronous clock, and the detected input signals after synchronously also has the phase relation of determining with sampling clock;
Acquisition module is made up of the two-forty analog to digital converter, be responsible for having the detected input signals of definite phase relation to finish Analog signals'digitalization with sampling clock with what synchronization module was exported, the sample value storer is under the control of control module, digitized input signal is stored, microprocessor OPADD signal then, by the Wave data of control module, be read in the microprocessor the sample value storer;
Trigger port carries out shaping and level translation to the input trigger pip, then trigger pip is sent in the trigger module;
Trigger module is finished the triggering function of trigger port input signal under the control of control module, trigger the delay adjusting module and trigger sampling;
The delay adjusting module is under the control of control module, sampling clock and synchronous clock that output has definite phase relation, and the phase place of control sampling clock accurately changes within the specific limits, every variation once, just under the control of trigger module, carry out a data acquisition, and the corresponding pre-degree of depth that triggers can be set, so that observe the signal before triggering;
Microprocessor is controlled the setting and the sampling work of whole equivalent device by control module, and with the digitized input signal reduction of sample value memory stores, comes out by liquid crystal display displays.
CNB2007100502652A 2007-10-17 2007-10-17 Equivalent sampling device Expired - Fee Related CN100529766C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2007100502652A CN100529766C (en) 2007-10-17 2007-10-17 Equivalent sampling device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2007100502652A CN100529766C (en) 2007-10-17 2007-10-17 Equivalent sampling device

Publications (2)

Publication Number Publication Date
CN101144835A CN101144835A (en) 2008-03-19
CN100529766C true CN100529766C (en) 2009-08-19

Family

ID=39207464

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2007100502652A Expired - Fee Related CN100529766C (en) 2007-10-17 2007-10-17 Equivalent sampling device

Country Status (1)

Country Link
CN (1) CN100529766C (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8022849B2 (en) * 2008-04-14 2011-09-20 Qualcomm, Incorporated Phase to digital converter in all digital phase locked loop
CN102096995A (en) * 2010-09-02 2011-06-15 上海华魏光纤传感技术有限公司 Novel data acquisition unit and method for processing data by using same
CN102466748B (en) * 2010-11-03 2016-08-03 北京普源精电科技有限公司 There is the digital oscilloscope of equivalent sampling function and for the equivalent sampling method of digital oscilloscope
CN102095923A (en) * 2010-11-16 2011-06-15 北京航天测控技术开发公司 Multiple-channel scanning A/D (Analog/Digital) collecting method and device
CN102590606A (en) * 2012-02-28 2012-07-18 保定浪拜迪电气股份有限公司 Uniformly-spaced sampling circuit and sampling method for different frequency signals
US9886419B2 (en) 2012-07-26 2018-02-06 Tektronix, Inc. System for improving probability of transient event detection
CN103197108B (en) * 2013-03-25 2015-11-25 大连理工常州研究院有限公司 The equivalent sampling method of data collecting card
CN103728893B (en) * 2013-12-31 2016-05-11 中国电子科技集团公司第二十二研究所 A kind of GPR high accuracy sequential control circuit
CN104407190B (en) * 2014-11-26 2017-02-01 电子科技大学 Fully-digital random sampling method
CN104734692B (en) * 2015-01-28 2017-09-29 西北核技术研究所 Based on frequency-difference method and DDS the high sampling rate equivalent sampling method realized and system
CN105487457B (en) * 2016-01-25 2017-10-17 中国科学院电子学研究所 The equivalent sampling device that amount of delay is corrected automatically
CN105549022B (en) 2016-03-04 2019-01-29 陈武强 A kind of automobile ultrasonic method for detecting and sensor
CN107290744B (en) * 2016-04-11 2023-04-25 中国水利水电科学研究院 Ice thickness water depth comprehensive detection radar system and method
CN106443630B (en) * 2016-11-03 2017-09-12 湖南太康电子信息技术有限公司 A kind of efficient combined type sequential equivalent method
EP3761000A4 (en) * 2018-02-28 2021-03-03 Nissan Motor Co., Ltd. Abnormality detecting device and abnormality detecting method
CN108844622B (en) * 2018-07-11 2019-08-06 中国科学院地质与地球物理研究所 A kind of multi-sampling rate vibration data recording method and device
CN109470381A (en) * 2018-09-27 2019-03-15 威海北洋光电信息技术股份公司 Optical fiber temperature monitoring system and the method for sampling based on folded interpolating sampling
CN109507644B (en) * 2018-12-25 2022-02-01 北京华航无线电测量研究所 Large dynamic ground penetrating radar sampling front end delay equivalent sampling method and circuit
CN110166046B (en) * 2019-05-20 2021-08-17 电子科技大学 Sequential equivalent sampling system based on phase delay
CN111906765B (en) * 2020-07-31 2022-07-12 平安科技(深圳)有限公司 Space sampling method, device, equipment and medium applied to path planning
CN113109613A (en) * 2021-03-17 2021-07-13 电子科技大学 Oscillography power analyzer compatible with multiple data acquisition modes
CN113691259A (en) * 2021-08-27 2021-11-23 中山大学 ADC with four-channel time-interleaved structure and working principle thereof
CN117420342B (en) * 2023-11-08 2024-04-09 苏州联讯仪器股份有限公司 Multichannel acquisition method, device, system, FPGA and sampling oscilloscope

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
VXI等效采样示波器模块的设计实现. 雷武虎,王砚方,安琪.数据采集与处理,第16卷第3期. 2001
VXI等效采样示波器模块的设计实现. 雷武虎,王砚方,安琪.数据采集与处理,第16卷第3期. 2001 *
基于等效时间采样的高速数据采集技术. 陈小桥,刘爱荣,亓长军.电测与仪表,第39卷第440期. 2002
基于等效时间采样的高速数据采集技术. 陈小桥,刘爱荣,亓长军.电测与仪表,第39卷第440期. 2002 *

Also Published As

Publication number Publication date
CN101144835A (en) 2008-03-19

Similar Documents

Publication Publication Date Title
CN100529766C (en) Equivalent sampling device
CN102495912B (en) Multi-channel high-speed data acquisition system with synchronous correction function
CN103368676B (en) A kind of strange land based on cyclic pulse signal synchronous data sampling method and system
CN101706521B (en) Digital storage oscilloscope with function of time base fine tuning
CN107728460B (en) A kind of high-resolution time interval measurement method
CN102890258B (en) Method for testing capture rate of parallel-structure digital storage oscilloscope
CN103809088A (en) Instrument and method for measuring partial electrical discharges in an electrical system
CN105549379A (en) Synchronous measurement apparatus based on high precision time reference triggering and method thereof
CN103364770B (en) Radar target detecting system based on matrix filling and detecting method thereof
CN102928677A (en) Nano pulse signal acquiring method
CN101261300B (en) Method for measuring digital storage oscillographs storage depth
CN104897962A (en) Single-frequency signal short sample high precision frequency measurement method and device based on relatively prime perception
CN103969483A (en) Digital triggering system of oscilloscope
CN1145035C (en) Cross digital peak value detector
CN101719768A (en) Method for positioning trigger point accurately in multi-ADC parallel high-speed data acquisition system
CN106407153B (en) A kind of high-resolution data acquisition method and device
CN104297543A (en) Hybrid oscilloscope with channel synchronization function
CN102880071A (en) Data acquisition system with high time stamp accuracy
CN110750484A (en) Synchronous acquisition system and acquisition method for data of rotating speed and multiple vibration channels
CN103048506B (en) Method for calibrating data merging sequences of parallel acquisition system
CN104977978B (en) A kind of collection and processing method for the asynchronous signal of system clock
CN104052541A (en) Display method and system for optical fiber detection and optical time domain reflectometer
CN103809001A (en) Digital phosphor oscilloscope pretrigger device
CN108957174B (en) Voltage sag detection device and method
JP6401898B2 (en) Test measurement device and method in test measurement device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090819

Termination date: 20131017