CN100507924C - Chip with programmable output/input circuit and method for realizing circuit layout on chip - Google Patents
Chip with programmable output/input circuit and method for realizing circuit layout on chip Download PDFInfo
- Publication number
- CN100507924C CN100507924C CNB200410047978XA CN200410047978A CN100507924C CN 100507924 C CN100507924 C CN 100507924C CN B200410047978X A CNB200410047978X A CN B200410047978XA CN 200410047978 A CN200410047978 A CN 200410047978A CN 100507924 C CN100507924 C CN 100507924C
- Authority
- CN
- China
- Prior art keywords
- chip
- electronic circuit
- layout
- circuit unit
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The present invention provides one kind of chip with programmable I/O circuit and its circuit layout method. Several sub-circuit units in the same layout and with several circuit blocks each are set in different positions on the chip for realizing different I/O functions. The programming is realized through the optional connection of the sub-circuit units to enable or unable the circuit blocks in the sub-circuit units, and results in different I/O circuit functions. The present invention results in reduced semiconductor chip manufacturing time and cost.
Description
Technical field
The invention provides a kind of method that has the chip of programmable output/input circuit and on chip, realize circuit layout, especially refer to a kind of layout that only need change metal connecting layer, can make the electronic circuit unit of identical topology have the method that different outputs are gone into the chip of function and realize circuit layout on chip.
Background technology
By the formed various electronic circuits of semi-conductor chip, become one of most important hardware foundation of modern information industry.How to reduce the time and the cost of semiconductor chip design, manufacturing, also just become one of emphasis of semiconductor manufacturer's research and development.
Known to the personage of this area, the manufacturing process that forms semi-conductor chip is based on the semiconductor crystal wafer substrate, design the layout of circuit earlier according to the required circuit function that possesses of each circuit in the chip, and go out many different masks (mask) according to the layout definition of circuit.After designing the layout of each mask, again in different processing procedures, see through corresponding mask respectively so that different semiconductor material accumulations is formed layout layer different on the wafer substrate (similarly being doped region, polysilicon layer, oxide layer or each metal level or the like), be combined into circuit miscellaneous in the semi-conductor chip with these layouts, realize each circuit in the chip the circuit function that should possess.
In above-mentioned flow process,, will revise the design of each circuit arrangement in the chip, to change the circuit function of each circuit if design or produced chip can't be brought into play the function of expection.Along with the change of circuit arrangement, make the topological design of each mask also will change or renewal fully.The mask number of Xiu Gaiing is more if desired, will significantly increase time and cost that chip design is made far and away.In other words, just can realize out different circuit functions, can effectively reduce the time and the cost of chip production if can revise with less mask.
Please refer to Fig. 1.Shown in Figure 1 is the synoptic diagram that designs, makes circuit layout with a prior art.Known to the personage of this area, can be provided with the interface circuit of core circuit and peripheral drive in the chip; Core circuit is responsible for carrying out the major function of chip, similarly is logic running at a high speed or the like.And can be provided with various output/input circuits in the interface circuit, export to outside the chip with responsible result, or receive input signal outward, and cushion, be converted to the signal that core circuit is fit to reception by chip with the core circuit running.Picture just is provided with a core circuit 12 and a plurality of output/input circuit 14A to 14C or the like in the chip 10 of Fig. 1, to realize the function of interface circuit.
In general, the required output of variety classes chip is gone into function and is also had nothing in common with each other; Even in the same chip, also often need go on the pressure point the different output of realization and go into function in different output.For instance, in the chip of some kind, it exports the function that the Shi Mite that can require to have noise suppression into function triggers (Schmidttrigger).In order to satisfy this demand, the design of its output/input circuit also will include the circuit that can support Shi Mite to trigger function certainly.Export in the function at the chip of some kind, then requiring it to export into signal has certain power, current driving ability, or has certain response speed (similarly being the revolution rate, slew rate) or the like.Accordingly, in this type of chip, output/input circuit will pass through special design, such as realize higher current driving ability with the bigger doped region of area (impure well) in the layout of output/input circuit.
Go into the design and the realization of function in order to satisfy different outputs, the typical practice commonly used is that various required output input functions are established as the electronic circuit database to write down various electronic circuits unit (cell) design, the topological design of each electronic circuit unit can support a kind of output to go into function, and by different on-line modes, activate required different function, reach the function that programmable is selected.When user's (layout design engineers) will realize out having certain and exports circuit into function, can go into function according to output and come searching database, find out the electronic circuit cell layout design that the function correspondence is gone in this kind output; After finding, just can select to have the on-line mode that to open the required function combination, the topological design of this electronic circuit unit is directly applied mechanically to the topological design of chip.Example among Fig. 1 is exactly to be used for illustrating the situation of this kind technology implementation.Database 16 in Fig. 1, promptly record the topological design (typical database may record the topological design about 300 kinds) of various electronic circuits unit 18A to 18C, various electronic circuits unit 18A to 18C supports its pairing output to go into function with different layouts, different transistor arrangement respectively.For instance, the transistor among the electronic circuit unit 18B can have the channel layout configurations of bigger doped region, broad, makes its energy specific output go into circuit 18A bigger drive current is provided; Then support the function that Shi Mite triggers among the electronic circuit unit 18C with complicated transistor layout.And each electronic circuit unit 18A to 18C also has transmission ends 19A to 19C or the like respectively, so that the connection to core circuit to be provided.
Suppose that the required output that possesses of output/input circuit 14A to 14C goes into function and can be respectively realized by the topological design of electronic circuit unit 18A to 18C, the user of database 16 (layout design engineers) just can apply mechanically the topological design of electronic circuit unit 18A to 18C respectively in output/input circuit 14A to 14C, again by core circuit 12 respectively layout be online to the transmission ends 19A to 19C of each electronic circuit unit 18A to 18C, to connect core circuit 12 and each output/input circuit; Can finish the configuration of core circuit and interface circuit in the chip 10 like this.
Yet also there is shortcoming in the prior art of Fig. 1; One of its shortcoming, the design that when carrying out circuit modification, can change many masks exactly significantly.For instance, will change lower with noise, as to have the noise suppression function other kind output/input circuit if the user of database 16 finds that the noise of output/input circuit 14B is excessive realizes, though it can be searched the electronic circuit unit design of other kind once more and be applied mechanically in database 16, but along with the modification of circuit layout design, the design of each mask certainly will also will be changed.Because prior art is to realize that with different transistor layout designs different output goes into function in various electronic circuit unit among Fig. 1, and transistorized layout itself has just related to many masks (such as the mask of definition oxide layer, doped region, polysilicon layer, metal level or the like), so in a single day the user will change its selected electronic circuit unit, just to change the topological design on a plurality of masks simultaneously.The time of so, chip design, manufacturing and cost also just can't reduce.
Please refer to Fig. 2.Fig. 2 is that another kind of prior art realizes the different synoptic diagram of exporting function.In this kind prior art, equally also be to design with the electronic circuit cell layout in the database 26 to realize various output/input circuit 24A to 24C or the like in the chip 20.Different with Fig. 1 is, each electronic circuit unit in the database 26 has limited sequencing ability, can realize out that different output goes into function with single a kind of electronic circuit unit.In order to select the actual output that provides in (being sequencing) each electronic circuit unit to go into function, each electronic circuit unit also has at least one control end in addition.For instance, in database 26, suppose that electronic circuit unit 28A optionally supports two kinds of different outputs to go into function; For providing any output, knack stator circuit unit 28A goes into function, except with the transmission ends 29A of core circuit 22 swap dates, electronic circuit unit 28A also additionally has another control end 27A, is used for accepting the control signal of a sequencing (programming).If the control signal of control end 27A meets a certain first default value (when being fixed as one first constant value such as its voltage), electronic circuit unit 28A just can provide first kind output to go into function, such as provides less drive current.When the control signal of control end 27A meets another second default value (when being one second constant value such as its voltage), electronic circuit unit 28A just can provide another kind of output to go into function, such as provides bigger drive current or the like.In like manner, electronic circuit unit 28B then disposes with the transistor layout of other kind in addition and is combined into the output/input circuit that another kind has the finite process ability; Except with the transmission ends 29B of core circuit swap data, electronic circuit unit 28B also is provided with control end 27B, 27C in addition, provides any output and goes into function so that sequencing, control electronic circuit unit 28B are actual.In general, control end is to be used for some circuit in an activation (enable) or anergy (disable) the electronic circuit unit, makes this electronic circuit unit can optionally provide multiple different output to go into function.
When the user of database 26 will realize in chip 20 that function is gone in different outputs, equally also be to apply mechanically existing electronic circuit cell layout design in the database 26, cooperate again control end specification in each electronic circuit unit come each electronic circuit unit of sequencing the actual output that provides go into function.For instance, suppose that output/input circuit 24A in the chip 20 and 24B will have different output and go into function, and these two kinds of outputs to go into function just be that function is gone in two kinds of outputs that electronic circuit unit 28A can realize, the topological design that the user just can directly apply mechanically same electronic circuit unit 28A realizes output/input circuit 24A, 24B.Certainly, except the online configuration of finishing core circuit and interface circuit of core circuit 22 and the transmission ends layout of output/ input circuit 24A, 24B, the user also will design the online 23A of layout, the 23B of the control end of two output/ input circuit 24A, 24B in addition, make the control end of these two output/ input circuit 24A, 24B can receive different control signals respectively, provide different output to go into function with the topological design of same seed circuit unit.In general, control end can receive control signal by core circuit, or is shorted to Dc bias different on the chip (similarly being Vdd voltage or ground terminal voltage), comes as different control signals with different Dc biases.
Do not meet two kinds of outputs that electronic circuit unit 28A can support and go into function if function is gone in the required output of other output/input circuit, the user still will select the electronic circuit unit of other kind for use in database 26.For instance, in Fig. 2, if the demand that function does not all meet output/input circuit 24C is gone in two kinds of outputs that electronic circuit unit 28A can provide, the user still will select for use other electronic circuit unit (similarly being electronic circuit unit 28B) to realize output/input circuit 24C.Similarly, it is online that user's (layout design engineers just) still will carry out layout in addition for the control end of output/input circuit 24C, introduces the control signal of sequencing.
Though the common technology among Fig. 2 may be realized out different outputs with the design of same electronic circuit unit and go into function that its technology still has shortcoming.For instance, when the user will make it output that possesses other kind go into function if the performance (performance) of a certain output/input circuit is not so good as expection, the user may still will use other kind electronic circuit unit in the database 26 instead.Because the variety classes electronic circuit unit in the database 26 has different transistor arrangement, the electronic circuit unit of using other kind instead still can relate to the modification of many masks.Under preferable situation, the user wants that the sort of output of selecting for use goes into function and may just meet the another kind that can support same electronic circuit unit and export into function, for instance, it was to go into function with first kind of output of electronic circuit unit 28A to realize originally that function is gone in the output of supposing the output/input circuit 24A among Fig. 2, but function is gone in the output that the user will revise output/input circuit 24A after test, and to go into function just be that function is gone in second kind of output that electronic circuit unit 28A can support and revise the desired output in back.Yet even under this preferred case, the user still must remodify the online layout of the control end of this electronic circuit unit.In addition, the control end in each electronic circuit unit also can additionally take the layout area of each electronic circuit unit, increases the complexity of circuit layout.
Summary of the invention
Fundamental purpose of the present invention promptly is to propose the method for a kind of chip with multi-functional programmable output/input circuit and relevant design, manufacturing, to overcome the shortcoming of prior art.
To achieve these goals, the present invention proposes a kind of method that realizes circuit layout on chip, and it includes: the diverse location on chip is realized the electronic circuit unit that a plurality of layouts are identical; And when realizing different circuit functions, on an articulamentum, carry out a sequencing layout with the electronic circuit unit of diverse location, form different layouts with position on this articulamentum corresponding to different electronic circuits unit; Wherein, when realizing the identical electronic circuit unit of a plurality of layouts on chip, layout goes out a plurality of circuit blocks in each electronic circuit unit; And when carrying out this sequencing layout, on the correspondence position of each electronic circuit unit, optionally connect or do not connect each circuit blocks in this electronic circuit unit, so that the electronic circuit unit of diverse location is achieved different circuit functions with the layout on this articulamentum.
The present invention also proposes a kind of chip, and it includes: a plurality of layout layers have identical layout, to realize the electronic circuit unit of a plurality of identical topology on a plurality of different position on the described layout layer; And an articulamentum, this articulamentum makes the electronic circuit unit of diverse location be achieved different circuit functions with different layouts on these a plurality of different positions; Wherein, each electronic circuit unit all has a plurality of circuit blocks; And optionally connect or do not connect each circuit blocks in this electronic circuit unit on the position that is in the layout of each electronic circuit unit on this articulamentum, so that the electronic circuit unit of diverse location is achieved different circuit functions.
In preferred embodiment of the present invention, be benchmark with single a kind of multi-functional programmable electronic circuit unit, have various circuit box in this electronic circuit unit.Suitably come activation/anergy or connect each circuit box in the electronic circuit unit, just can make this electronic circuit unit realize out that widely multiple different output goes into function with the online layout on the single articulamentum (similarly being a metal level).Therefore, when realizing output/input circuit, as long as the online layout on the change articulamentum just can be revised the output of output/input circuit and go into function with electronic circuit of the present invention unit.So, go into function even will revise on the chip output of each output/input circuit, also as long as revise layout and corresponding mask layout thereof on the single articulamentum, and the mask layout that need not change other designs.So the present invention just can significantly reduce time and the cost that chip design is made.
Description of drawings
Fig. 1 goes into the synoptic diagram of function for realize different outputs in the prior art on a chip.
Fig. 2 goes into the synoptic diagram of function for realize different outputs in another prior art on a chip.
Fig. 3 realizes that with the topological design of single electronic circuit unit different outputs go into the synoptic diagram of function for the present invention on a chip.
Fig. 4 is a further function block schematic diagram of Fig. 3 neutron circuit unit.
The figure number explanation
14A-14C, 24A-24C, 34A-34C output/input circuit
18A-18C, 28A-28B, 38 electronic circuit unit
10,20,30 chips, 12,22,32 core circuits
16,26 database 19A-19B, 29A-29B, 39 transmission ends
23A-23B is online for the 27A-27C control end
The online layout B1-B6 of 40A-40C, Bk1-Bk7 circuit blocks
The 42A-42C circuit
Embodiment
Please refer to Fig. 3.Fig. 3 is the present invention and realizes the different synoptic diagram of exporting function with same electronic circuit unit.In preferred embodiment of the present invention, can only provide the topological design of single a kind of electronic circuit unit 38; Be provided with a plurality of circuit blocks (among Fig. 3 schematically with circuit blocks B1 to B6 as representative) in this electronic circuit unit 38 in, realize different functions with different transistor arrangement in each circuit blocks.Suitably the different circuit blocks in the electronic circuit unit are connected, or with specific circuit blocks activation or anergy, just can make this electronic circuit unit realize out that various output goes into function.In other words, with the online topological design between circuit blocks different on the same electronic circuit unit matching, just can realize out that various output goes into function.Further, if the online layout between circuit blocks only uses single one deck articulamentum (similarly being a metal level) to realize, need only the online layout of revising on the single articulamentum (layout of single mask just) so, function is gone in the output that just can revise each electronic circuit unit is provided.So, the present invention also just can significantly reduce time that chip design makes and cost.
Under preferable situation, function is gone in the output that the circuit blocks of the present invention in electronic circuit unit 38 should utilize activation/anergy or interconnective mode to be combined into all specifications, such as whether possessing the function of Shi Mite triggering, different power, current driving abilities, function is gone in the output of different revolution rate or the like specification of all kinds.With Fig. 3 is example, when group circuit unit 38 cooperates first line of a couplet machine arrangement 40A, just each circuit blocks in the electronic circuit unit 38 can be connected to circuit 42A, and this circuit 42A just can provide a certain specific output to go into function.In like manner, when group circuit unit 38 cooperates first line of a couplet machine arrangement 40B, each circuit blocks in the electronic circuit unit 38 just can be connected/activation/anergy be circuit 42B (for instance, the online Dc bias that some circuit blocks can be connected to chip 30 of among the online layout 40B some, similarly be Vdd or ground terminal voltage, with activation or these circuit blocks of anergy).Because online layout 40A, 40B be different, be enabled/circuit blocks of anergy/connection also has nothing in common with each other, and it is also different that function is gone in the output that makes circuit 42A, 42B to provide.Similarly, electronic circuit unit 38 is formed circuit 42C with the online layout 40C of another kind, can make circuit 42C can provide the output that is different from circuit 42A, 42B to go into function again.
The example of continuity Fig. 3, suppose when user's (layout design engineers) in design during one chip 30, need three to have difference respectively and export the output/input circuit 34A to 34C of function and be used as the peripheral interface circuit of core circuit 32; And these three required outputs of output/input circuit 34A to 34C are gone into function and can be provided by circuit 42A, 42B and 42C respectively.At this moment, the user just can realize output/input circuit 34A with arrange in pairs or groups the again topological design of first line of a couplet machine arrangement 40A of the topological design of electronic circuit unit 38; The position that the layout and the online layout 40A of electronic circuit unit 38 is implemented in output/input circuit 34A just.In like manner, the layout of the electronic circuit unit 38 online layout 40B that arranges in pairs or groups can realize output/input circuit 34B, and the electronic circuit unit online layout 40C of 38 collocation then can realize output/input circuit 34C.Suitably the transmission ends on each output/input circuit (transmission ends 39 on the electronic circuit unit 38 just) layout is online to core circuit 32, just can finishes the configuration that is connected between peripheral circuit and core circuit.
As seen from the above description, topological design resource provided by the invention is exactly single electronic circuit unit 38, and collocation realizes the different online topological design of exporting function, the just database of an online layout with the various electronic circuit unit 38 that can allow.When will designing, the user has certain when exporting output/input circuit into function, each circuit blocks activation/anergy/connections in the electronic circuit unit 38 can be realized out that this kind output goes into function as long as in various online layouts, retrieve any online layout, just can be realized with the arrange in pairs or groups topological design of electronic circuit unit 38 of the online layout on the articulamentum.In the equivalence, the present invention exports into functional programsization with online layout exactly, goes into function with the output that different online layouts comes sequencing, 38 reality of determinant circuit unit to provide.Because the electronic circuit unit 38 among the present invention can be realized various outputs with different online layouts and go into function, when the user will revise output that a certain output/input circuit possesses and goes into function, just do not need to revise electronic circuit unit 38 layouts on each layout layer own, also the transmission that need not revise between core circuit and each output/input circuit is online, as long as revise the online layout on the single articulamentum, just can revise the output that this output/input circuit possesses and go into function.In other words, no matter the demand of function is gone in output great change is arranged, the present invention can both be confined to the change of layout the change on the single articulamentum, also as long as revise the mask layout of this articulamentum.Also therefore, the present invention is significantly reduced time and the cost that chip design is made.
Please refer to Fig. 4 (and Fig. 3).Fig. 4 is the synoptic diagram of electronic circuit of the present invention unit 38.As previously mentioned, the present invention can be provided with various circuit blocks and goes into function to be combined into different output in electronic circuit unit 38.For instance, as shown in Figure 4, in each circuit blocks Bk1 to Bk6 of electronic circuit unit 38, can be respectively arranged with different n type MOS (metal-oxide-semiconductor) transistor of doped region area and p type MOS (metal-oxide-semiconductor) transistor, as the usefulness of current drives.The transistor of different doped region areas in each circuit blocks is suitably coupled together with the online layout of articulamentum, just can realize out that function is gone in the output of high current driving ability, high power or high revolution rate.Go into function if will realize the lower output of current driving ability, then can make online layout reduce the interconnected number of transistor; The circuit blocks that does not link together (just untapped circuit blocks) can suitably be short-circuited to the Dc bias (similarly be voltage Vdd or ground terminal voltage) of chip, makes its anergy and does not act on.And these circuit blocks that are connected to the Dc bias place also can be brought into play chip electrostatic (ESD, electrostaticdischarge) Fang Hu function.
In addition, also the circuit blocks that some has specific function can be set in the electronic circuit unit 38, can be to support the function that Shi Mite triggers with specific transistor arrangement as circuit blocks Bk7.With online layout connecting circuit block Bk7 and make its activation running, just can support the function of Shi Mite triggering; If online layout is not attached to circuit blocks Bk7 and makes its anergy, the function that just can stop using Shi Mite to trigger.
The present invention at present can design practically and can support to exceed the single electronic circuit unit that function is gone in hundred kinds of outputs, as long as change the online layout of articulamentum, just can make this electronic circuit unit support the drive current of 16mA, 8mA, 4mA, 2mA (milliampere) or the like, under various drive currents, also can support the revolution rate of 0.1ns, 0.4ns, 0.8ns (nanosecond) or the like respectively, Shi Mite triggers having or not of function, raises/drag down the driving force of (pull-up/down) or drain open circuit (open drain) or the like various outputs and goes into function.In preferred embodiment of the present invention, then be to utilize second layer metal layer in the chip (metal 2 layer) to be used as the articulamentum of online layout, with the online layout of this layer come sequencing electronic circuit unit the actual output that provides go into function.
Compared with prior art, technology of the present invention is as long as carries out the sequencing layout at single articulamentum, can realize out that various output goes into function with the topological design of same seed circuit unit.Go into function even will significantly revise the output of a certain output/input circuit, also as long as revise the online layout of articulamentum, it is minimum that this makes that also the present invention can be restricted to the degree that mask is revised, and can effectively reduce time and cost that chip design is made.In addition, the prior art in Fig. 2, the electronic circuit unit among the present invention does not need to be provided with in addition control end; In the time will realizing a certain output/input circuit, can carry out sequencing as long as on articulamentum, carry out allocation plan corresponding to the placement position of this output/input circuit with electronic circuit of the present invention unit.This also makes electronic circuit of the present invention unit not need to take in addition because of functional programsization the layout area of control end.
The above only is preferred embodiment of the present invention, and all equalizations of being done according to the present patent application claim change and modify, and all should belong to the covering scope of patent of the present invention.
Claims (13)
1, a kind of method that on chip, realizes circuit layout, it includes:
Diverse location on chip is realized the electronic circuit unit that a plurality of layouts are identical; And
When realizing different circuit functions, on an articulamentum, carry out a sequencing layout, form different layouts with position on this articulamentum corresponding to different electronic circuits unit with the electronic circuit unit of diverse location;
Wherein, when realizing the identical electronic circuit unit of a plurality of layouts on chip, layout goes out a plurality of circuit blocks in each electronic circuit unit; And when carrying out this sequencing layout, on the correspondence position of each electronic circuit unit, optionally connect or do not connect each circuit blocks in this electronic circuit unit, so that the electronic circuit unit of diverse location is achieved different circuit functions with the layout on this articulamentum.
2, the method that realizes circuit layout on chip as claimed in claim 1, it is characterized in that: wherein this articulamentum is a metal level.
3, the method that on chip, realizes circuit layout as claimed in claim 1, it is characterized in that: when wherein realizing different circuit functions with the electronic circuit unit of diverse location, only on this articulamentum, carry out this sequencing layout, make the electronic circuit unit of different circuit functions that different layouts only be arranged on this articulamentum.
4, the method that realizes circuit layout on chip as claimed in claim 1 is characterized in that: it is used for realizing having the output/input circuit that function is gone in different outputs with the electronic circuit unit of diverse location.
5, the method that realizes circuit layout on chip as claimed in claim 1 is characterized in that: its electronic circuit unit with diverse location realizes having or do not have the output/input circuit that Shi Mite triggers function.
6, the method that realizes circuit layout on chip as claimed in claim 1, it is characterized in that: it realizes having the output/input circuit of different revolution rates with the electronic circuit unit of diverse location.
7, the method that realizes circuit layout on chip as claimed in claim 1, it is characterized in that: it realizes supplying the output/input circuit of different driving electric current with the electronic circuit unit of diverse location.
8, a kind of chip, described chip includes:
A plurality of layout layers have identical layout on a plurality of different position on the described layout layer, to realize the electronic circuit unit of a plurality of identical topology; And
One articulamentum, this articulamentum makes the electronic circuit unit of diverse location be achieved different circuit functions with different layouts on these a plurality of different positions;
Wherein, each electronic circuit unit all has a plurality of circuit blocks; And optionally connect or do not connect each circuit blocks in this electronic circuit unit on the position that is in the layout of each electronic circuit unit on this articulamentum, so that the electronic circuit unit of diverse location is achieved different circuit functions.
9, chip as claimed in claim 8 is characterized in that: wherein this articulamentum is a metal level.
10, chip as claimed in claim 8 is characterized in that: wherein this articulamentum realizes having the output/input circuit that function is gone in different outputs with the electronic circuit unit of diverse location.
11, chip as claimed in claim 8 is characterized in that: wherein this articulamentum realizes having or do not have the output/input circuit that Shi Mite triggers function with the electronic circuit unit of diverse location.
12, chip as claimed in claim 8 is characterized in that: wherein this articulamentum realizes having the output/input circuit of different revolution rates with the electronic circuit unit of diverse location.
13, chip as claimed in claim 8 is characterized in that: wherein this articulamentum realizes supplying the output/input circuit of different driving electric current with the electronic circuit unit of diverse location.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200410047978XA CN100507924C (en) | 2004-06-09 | 2004-06-09 | Chip with programmable output/input circuit and method for realizing circuit layout on chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200410047978XA CN100507924C (en) | 2004-06-09 | 2004-06-09 | Chip with programmable output/input circuit and method for realizing circuit layout on chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1707485A CN1707485A (en) | 2005-12-14 |
| CN100507924C true CN100507924C (en) | 2009-07-01 |
Family
ID=35581402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200410047978XA Active CN100507924C (en) | 2004-06-09 | 2004-06-09 | Chip with programmable output/input circuit and method for realizing circuit layout on chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100507924C (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109033481A (en) * | 2017-06-08 | 2018-12-18 | 华大半导体有限公司 | Gate array standard cell lib, chip designing system and design method |
-
2004
- 2004-06-09 CN CNB200410047978XA patent/CN100507924C/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN1707485A (en) | 2005-12-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4853560A (en) | Logic circuit and semiconductor integrated circuit device capable of operating by different power supplies | |
| US7500214B2 (en) | System and method for reducing design cycle time for designing input/output cells | |
| EP0843247A2 (en) | Regulator built-in semiconductor integrated circuit | |
| US8716809B2 (en) | Hardened programmable devices | |
| JPWO2014038115A1 (en) | Semiconductor integrated circuit | |
| JPH04315313A (en) | Semiconductor integrated circuit | |
| US6609241B2 (en) | Method of designing clock wiring | |
| JP4412893B2 (en) | Semiconductor integrated circuit and manufacturing method thereof | |
| JP2008263185A (en) | Semiconductor integrated circuit | |
| JPH05308136A (en) | Master slice integrated circuit | |
| US5291043A (en) | Semiconductor integrated circuit device having gate array | |
| US20120250817A1 (en) | vMOS Multi-valued Counter Unit | |
| CN100507924C (en) | Chip with programmable output/input circuit and method for realizing circuit layout on chip | |
| US7969184B1 (en) | Configurable high speed high voltage input/output circuit for an IC | |
| US7100142B2 (en) | Method and apparatus for creating a mask-programmable architecture from standard cells | |
| EP1204990B1 (en) | An integrated circuit with metal programmable logic having enhanced reliability | |
| CN110720139B (en) | Integrated circuit and method for digital logic function series | |
| US20100213980A1 (en) | Architecture for efficient usage of io | |
| US7307295B2 (en) | Method and an apparatus for a hard-coded bit value changeable in any layer of metal | |
| CN111934684A (en) | Buffer, clock grid circuit and signal driving method | |
| US5502404A (en) | Gate array cell with predefined connection patterns | |
| CN217543321U (en) | Chip version identification circuit and chip | |
| JP2590681B2 (en) | Semiconductor logic circuit device | |
| US20030107396A1 (en) | Bypass capacitance localization | |
| US20050186714A1 (en) | Method of fabricating an integrated circuit through utilizing metal layers to program randomly positioned basic units |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |