CN100470476C - Program bootstrap method after chip power-on - Google Patents
Program bootstrap method after chip power-on Download PDFInfo
- Publication number
- CN100470476C CN100470476C CNB2006100516345A CN200610051634A CN100470476C CN 100470476 C CN100470476 C CN 100470476C CN B2006100516345 A CNB2006100516345 A CN B2006100516345A CN 200610051634 A CN200610051634 A CN 200610051634A CN 100470476 C CN100470476 C CN 100470476C
- Authority
- CN
- China
- Prior art keywords
- program
- flash
- sheet
- chip
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention relates to a guiding procedure for a chip after loading electricity. Its characteristics are as following: the procedure is stored in a nonvolatile storage, and the procedure is packaged, and the packaged data-application includes: an import-address domain, a configuration register domain and a procedure domain, of which: the import-address domain is used for storing the first address of implementation after loading the procedure, and the configuration register domain is used for storing the number of configured registers and the addresses of registers, configuration content and the clock cycle for configuration in the process, and the procedure domain is used for storing procedures. The guiding procedure includes: it reads data packets according to packaging format, and it checks the addresses of procedures and length of information stored in the non-volatile memory, and it loads the procedures to the operation memory for implementing procedures.
Description
Technical field
The invention belongs to the chip design art field, be specifically related to a kind of permission select from in-chip FLASH/EEPROM or RCM or outside sheet the method for boot serial FLASH/EEPROM or the NANDFLASH.
Background technology
Moore's Law is being followed in the development of processor basically, dominant frequency and complexity are doubled every year, the resource of chip internal is also more and more abundanter. and FLASH and ROM be as the most frequently used procedure stores body, if increase except capacity over thousand, the other technologies performance does not but have the breakthrough of essence.The classic method that application storage is directly carried out among Nor Flash (or/no type flash memory) or the ROM (ROM (read-only memory)) outside sheet has become the bottleneck that the entire system performance promotes.So high-speed SRAM in a large number (static random-access memory) that now processor is all embedded is used for the memory carrier of program run, the running space and the storage space of program are separated, the non-volatile memories body of processor in sheet or outside the sheet moves program designation when powering on to on-chip SRAM. in addition, the peripheral interface of processor is more and more abundanter, in general the processor of middle and high end all is with SPI, therefore serial line interface and NANDFLASH (with NOT-AND flash) interfaces such as I2C need program bootstrap method to allow to select from in-chip FLASH/EPROM or ROM or serial FLASH/EPROM or NANDFLASH boot outside sheet.
Chinese patent ZL200410046013.9 " a kind of " (open day is on Dec 7th, 2005) based on realizing the method that user program guides with non-flash memory, this patent has been set forth a kind of based on realizing the method that user program guides with NOT-AND flash (NAND FLASH), be used for the stored user program with NOT-AND flash, user program encapsulates with predetermined format, described method comprises according to the information about user program in the encapsulation, search storage described again with NOT-AND flash in the address and the length information of user program, and corresponding program is packed into and is used to carry out the storer of most user programs.This inventive method has solved the program encapsulation preferably, has been stored in NAND FLASH, and program designation is carried out internal memory in sheet.But also there is following limitation in this patent application method:
1, the program method for packing only is applicable to NAND FLASH;
2, the method that does not have proposition in the boot process, chip to be configured; The register of chip internal or interface have when powering on is in default setting, and what have is in nondeterministic statement, therefore at first needs initialization, need be configured according to different application demands.The application program that has requires in bootup process chip to be configured, and could correctly carry out program designation effectively.Such as, if application program is very big, processor is in default low frequency state always, guiding just needs long time.Need the mode of operation and the speed of processor serial port be configured to adapt to the sequential requirement of serial storage such as words again from the serial port boot;
3, describedly be loaded into start address in the internal memory, and internal memory 0 address assignment of a lot of processors memory-mapped register (MMR) or interrupt vector table have been given since 0;
When 4, loading a plurality of application program if desired, must reserve task number, when load module,, program is loaded in the internal memory in manual or automatic mode by selecting specific tasks number.So this patent application is in the selection of task number because the real-time of embedded software running, though be with manually or automated manner select task number to come load module all to be difficult to meet embedded system requirement complicated and changeable;
5, the described program entry of this patent application method address must be consistent with the interrupt service routine entry address, and this has limited the dirigibility of chip internal firmware with the collaborative work of the program of importing.
Summary of the invention
The present invention is directed to the defective of above-mentioned prior art, purpose provide a kind of program bootstrap method that can select the non-volatile memories body of different process technology, distinct interface pattern, different encapsulation format as multiple program designation source.The routine data that is stored in different guiding source simultaneously can adopt identical form to deposit with described method for packing; Also can in bootup process, be configured by the register to processor, to adapt to different needs; Program bootstrap method of the present invention can be organized the running software framework to the number of program segment and start address without limits flexibly; Simultaneously, for the processor of microarray strip secure storage unit, can be according to instruction shielding bootmode outside sheet, protection safety of information inside chip.
The present invention realizes that above-mentioned purpose adopts following scheme:
Program bootstrap method behind a kind of chip power is characterized in that: described procedure stores is in the non-volatile memories body; With described program encapsulation, packaged application data comprises: the territory, entry address, and register configuration territory and program segment territory, wherein:
The territory, entry address is in order to deposit the execution first address after the program loading finishes;
The register configuration territory, the clock periodicity of waiting for during in order to the address of leaving the register number that disposes in the loading process and register in, deploy content and configuration,
A 0--∞ program segment in order to deposit program segment, can be deposited in the program segment territory, and each program segment comprises segment length, segment base and section content, and segment base is that program segment is loaded into the start address in the internal memory;
Described bootstrap technique comprises the step according to the encapsulation format read data packet;
Search the program address that is stored in the non-volatile memories body and the step of length information;
With pack into the step of program run storer of executive routine of program.
Preceding two bytes that deposit in above-mentioned register configuration territory are for needing the register number of configuration, immediately following thereafter be that register address accounts for 2 bytes, register configuration content and accounts for 2 bytes, waits for that clock periodicity accounts for 2 bytes, be that each register of number according to configuration register accounts for 6 bytes, deposit continuously thereafter.
The byte number of the segment length section of the being content in said procedure section territory can be 0.If 0, represent that then the back does not have program segment, guiding leaves it at that.
Application program with above-mentioned method for packing encapsulation can be stored in NORFLASH in the sheet, and EPROM or NAND FLASH also can be stored in the outer NORFLASH of sheet, EPROM or NAND FLASH, and among serial EEPROM or the FLASH.
Further, the present patent application is according to the general input and output pin GPIOs option program guiding source of processor, and described method is set six different program designation sources, and described program designation source is determined by the various combination of three GPIO:
A). ROM executive routine in the sheet;
B). from the in-chip FLASH executive routine;
C). serial EEPROM or serial FLASH boot outside sheet;
D). NOR FLASH boot in the sheet;
E). NAND FLASH boot outside sheet;
F). accept data by UART mouth or USB mouth from host computer and write in-chip FLASH.
The method of the present patent application also can be set the program designation source that surpasses more than six, as long as the combination of input and output pin is adjusted accordingly.
Such as: with the GPIO0 of chip, GPIO1, GPIO2 selects as the program designation source.When CPU read GPIO pin state, 0 expression GPIO pin was a low level, and 1 expression GPIO pin is a high level. so we can set and work as GPIO0, GPIO1, the value of GPIO2 is:
1.3 ' select ROM executive routine in the sheet during b000;
2.3 ' select during b001 from the in-chip FLASH executive routine;
3.3 ' select serial EEPROM or serial FLASH boot outside sheet during b010;
4.3 ' select NOR FLASH boot in the sheet during b011;
5.3 ' select NAND FLASH boot outside sheet during b100;
6.3 ' select to accept data by UART mouth or USB mouth from host computer during b101 and write in-chip FLASH.
Because three GPIO have 8 kinds of different level combinations, the guiding source that remaining combination can be left other for the usefulness that elects. (annotate: 3 ' bxxx is a kind of binary number representation method, and for example 3 ' b001 represents one three binary number, and value is 001)
Further, described method also is included in after processor detected the guiding source and select GPIO, the step of the chip secure storage unit of measurement processor inside.
Instruct when the chip secure storage unit writes security control, described program designation device will shield c and two kinds of bootmodes of e, in order to stop the attack of the outer software of sheet to the chip internal resource.
As when selecting the program designation source of f item, just begin to receive the download of host computer data after then earlier the interior non-volatile memory body of sheet being emptied.
The inventive method beneficial effect also is:
(1). dirigibility. the user both can select the serial FLASH of little encapsulation, also can select jumbo NANDFLASH as the software memory bank;
(2). convenience, can use same instrument to carry out software encapsulation, only need GPIO done and draw on the simple high-low level or drop-down;
(3). be convenient to the firmware debugging, because this method is unqualified to number, size and the executive address of program segment, the firmware debug phase can be with code storage in non-volatile media, and debugging finishes, and the back is direct solidifies, and needn't do structural adjustment;
(4). security, owing to the outer bootmode shielding of sheet can have been increased the security of chip.
Description of drawings
Fig. 1 is the schematic configuration diagram of an embodiment of the inventive method;
Fig. 2 is that the program of the optimal way of the inventive method is loaded process flow diagram.
Among Fig. 1, the PS1803 chip includes the one-cycle instruction RAM of 16k words, and dsp chip has Boot loader Bootloader, finishes moving of program by Bootloader.Application software is stored in the serial FLSSH of the outer SPI interface of sheet, and the major function of Bootloader is exactly that program with the outside is loaded in the ram in slice and moves, to improve the travelling speed of system.PS1803 with 3 in order to make the GPIO mouth line that the guiding source is selected.
When being expressed as chip power among Fig. 2 personal code work is directed to the program process that moves the ram in slice from external memory storage.After DSP powers on, the initialization public resource, according to output input pin GPIO option program source, this preferred embodiment provides six kinds of guiding sources a). ROM executive routine in the sheet; B). from the in-chip FLASH executive routine; C). serial EEPROM or serial FLASH boot outside sheet; D). NOR FLASH boot in the sheet; E). NAD FLASH boot outside sheet; F). accept data by UART mouth or USB mouth from host computer and write in-chip FLASH.And be included in after processor detected the guiding source and select GPIO the step of the chip secure storage unit of measurement processor inside.
Embodiment
Below in conjunction with accompanying drawing the present invention is further described, accompanying drawing and example only with laying down a definition and illustrating, do not limit the scope of the present invention.
The represented the inventive method program encapsulation of table 1 signal table, application program with this method for packing encapsulation can be stored in NOR FLASH in the sheet, and EPROM or NAND FLASH also can be stored in the outer NOR FLASH of sheet, EPROM or NAND FLASH, and among serial EEPROM or the FLASH;
Be divided into three parts with the packaged application data bag of this method for packing, promptly first is the territory, entry address, and second portion is the register configuration territory, and third part is the program segment territory.
The execution first address after the program loading finishes is deposited in the territory, entry address;
The clock periodicity that need wait for when the address, deploy content of the register number that need dispose and concrete register and configuration are deposited in the register configuration territory in loading process.Preceding two bytes in this territory are for needing the register number of configuration, immediately following thereafter be that register address accounts for 2 bytes, register configuration content and accounts for 2 bytes, waits for that clock periodicity accounts for 2 bytes, be that each register of number according to configuration register accounts for 6 bytes, deposit continuously thereafter;
Concrete program segment is deposited in the program segment territory, can deposit a 0-∞ program segment.Each program segment is made up of segment length, segment base and section content three parts.The byte number of the segment length section of being content can be 0.If 0, represent that then the back does not have program segment, guiding leaves it at that.Segment base is that program segment is loaded into the start address in the internal memory.
Table 1:
Can realize the user program code storage in the non-volatile memories body by the systems programming operation or by special-purpose fever writes.Determine the form of depositing of user program code with the method for packing of the present patent application, the establishment lead schedule is to guarantee chip program guide boot-loader application program correctly.
Lead schedule can illustrate that boot adopts the target first address of which kind of guidance mode, program entry address, each section and length and the register number that need dispose, address, content etc. in bootup process.
Bootup process is: boot reads the lead schedule start address from packaged application data bag earlier, read the guiding sign from this start address then, carry each section code to the ram in slice corresponding address from the address of lead schedule appointment again, promptly carry out user program after carrying finishes from the program entry address.
Be the method that example illustrates this encapsulation and guiding with the PS1803DSP chip below.
As shown in Figure 1, the PS1803 chip includes the one-cycle instruction RAM of 16k words, and working procedure can keep synchronous with CPU in this RAM.In addition, PS1803 the is embedded flash of 128k byte, integrated SPI, UART, and NAND FLASH control interface.PS1803 is with 14 GPIO mouth lines, we with wherein three select as the guiding source.
The program package example:
In the serial FLASH with application software stores SPI interface outside sheet;
This software entry address is: 0x1000;
This application software encapsulated result is as shown in table 2, and this software is divided into three program segments, and first program segment operation address is from 0x1000, and length is 200 words (400 bytes); Second program segment operation address is from 0x2000, and length is 3000 words (6000 bytes); The 3rd program segment operation address is from 0x3800, and length is 500 words (1000 bytes);
During boot, wish that the chip dominant frequency is operated in 120Mhz, the SPI baud rate is operated in 20Mbps.
Table 2:
| The address | Content | Annotate |
| 0 | 0x1000 | The entry address, Boot jumps to this address after finishing |
| 1 | 3 | The configuration register number |
| 2 | 0xf866 | The Mclk_CTR address |
| 3 | 0x03 | The Mclk_CTR content |
| 4 | 2000 | Wait?2000?cycles |
| 5 | 0xf819 | The USART2_SPBRD address |
| 6 | 6 | The USART2_SPBRD content |
| 7 | 1500 | Wait?1500?cycles |
| 8 | 0xf817 | The USART2_GCTR address |
| 9 | 0x0006 | The USART2_GCTR content |
| 10 | 1500 | Wait?1500?cycles |
| 11 | 200 | First segment length |
| 12 | 0x1000 | First segment base |
| 13-222 | xxxx | First section content |
| 223 | 3000 | Second segment length |
| 224 | 0x2000 | Second segment base |
| 225-3224 | xxxx | Second section content |
| 3225 | 500 | The 3rd segment length |
| 3226 | 0x3800 | The 3rd segment base |
| 3227-3726 | XXXX | The 3rd section content |
| 3727 | O | The 4th segment length (mqb card sign) |
Shown the Bootstrap Loading detailed process that powers on of using the preferred embodiments of the present invention as Fig. 2:
When powering on, the initialization public resource according to output input pin GPIO option program guiding source, reads the PIOn3-PIOn0 data, switches to corresponding pattern according to different values.
Step 1: if PIOn3--PIOn0=0b1111? then boot will enter in-chip FLASH programming flow process; Otherwise:
Step 2: if PIOn3--PIOn0=0b0000? then change Reset interrupt vector inlet over to; Otherwise:
Step 3: if PIOn3--PIOn0=0b0001? then changing the Eflash0 address over to begins to carry out; Otherwise:
Step 4: if PIOn3--PIOn0=0b0010? then select serial EEPROM or serial FLASH guiding outside sheet.Before the guiding beginning, guide is with the chip secure storage unit of first measurement processor inside, if this unit has write the security control instruction, then guide will shield serial EEPROM or serial FLASH boot outside sheet, to stop of the attack of the outer software of sheet, jump directly to step 5 to the chip internal resource; If chip does not write the security control instruction as yet, then behind the initialization SPI interface, begin serial medium load module outside sheet, skip to step 8.
Step 5: if PIOn3-PIOn0=0b0011? then select boot from NAND FLASH.Before the guiding beginning, guide is with the chip secure storage unit of first measurement processor inside, if this unit has write the security control instruction, then guide will shield the boot from NANDFLASH, to stop of the attack of the outer software of sheet, jump directly to step 6 to the chip internal resource; If there is not then initialization NandFlash interface of the safe unit of setting, begin load module from NAND FLASH, skip to step 8.
Step 6: if PIOn3-PIOn0=0b0100? initialization Eflash interface then begins NOR FLASH load module in the sheet, skips to step 8.Otherwise change step 7.
Step 7: if the value of PIOn3--PIOn0 is non-above any, then selected undefined guiding source, will be directed device and be judged to illegal bootmode.
Step 8: read the application data bag: read the entry address.
Step 9: read the register configuration number, if configurable number is 0 and jumps to step 11.
Step 10: according to the register configuration number read register address one by one, content is configured, configuration is waited for according to the latent period number after finishing.
Step 11: the program segment size subdomain in fetch program section territory, if segment length is 0, represent that then the back does not have program segment, guiding leaves it at that, and jumps to step 12; If be not 0, read segment base, the section content that will read according to segment length is loaded in the internal memory then.Change step 11.
Step 12: skip to the application program entry address and begin executive utility.
Claims (7)
1, the program bootstrap method behind a kind of chip power is characterized in that described method comprises the steps:
A) the general input and output pin of selection processor carries out the level setting;
B) data structure of boot is arranged according to the order in territory, entry address, register configuration territory, program segment territory, writes in the non-volatile memories body;
C) behind the chip power,, determine position, guiding source according to the level information that has on the general input and output pin;
D), the running environment of processor system is configured with the correlation parameter in the boot;
E) start address in accordance with regulations is written into the multistage user program, jumps to the entry address of regulation then;
Boot is moved behind chip power and the execution by above-mentioned steps, and the user program that is stored in the various non-volatile memories bodies is moved sheet stored body, and jumps to and specify inlet, begins to carry out user program.
2, the program bootstrap method behind a kind of according to claim 1 chip power, it is characterized in that step a) is that 3 general input and output pins to processor carry out high or low level setting, various combination with its level height, choose the guiding source and the required system running environment in guiding source is carried out initialization from the non-volatile memories body, the bootmode in 6 kinds of guiding sources is:
1) rom boot in the sheet;
2) guide from in-chip FLASH;
3) serial EEPROM or serial FLASH guiding outside sheet;
4) NOR FLASH guiding in the sheet;
5) NAND FLASH guiding outside sheet;
6) receive data by UART mouth or USB mouth from host computer and write in-chip FLASH.
3, the program bootstrap method behind the chip power as claimed in claim 1 is characterized in that: described method also is included in after processor detected the guiding source and select GPIO, the step of the chip secure storage unit of measurement processor inside; Write security control instruction as the fruit chip secure storage unit, from sheet outside the guiding of serial EEPROM or serial FLASH and from sheet outside NAND FLASH guide this two kinds of bootmode conductively-closeds, stop sheet software intrusion outward.
4, the program bootstrap method behind a kind of according to claim 1 chip power is characterized in that: territory, described entry address, in order to deposit the execution first address after the program loading finishes; Described register configuration territory, the clock periodicity of waiting for during in order to the address of leaving the register number that disposes in the loading process and register in, deploy content and configuration; 0～∞ program segment in order to deposit program segment, can be deposited in described program segment territory, and each program segment comprises segment length, segment base and section content, and segment base is that program segment is loaded into the start address in the internal memory.
5, as the program bootstrap method behind a kind of chip power as described in the claim 4, it is characterized in that: preceding two bytes that deposit in described register configuration territory are the register number of needs configuration, it is a plurality of register configuration unit that distributes according to the number of configuration register thereafter, each register configuration unit accounts for 6 bytes, deposits continuously; 6 its structures of byte that each register configuration unit takies are: register address accounts for 2 bytes, the register configuration content accounts for 2 bytes, waits for that clock periodicity accounts for 2 bytes.
6,, it is characterized in that the non-volatile memories body comprises NOR FLASH, EPROM, NAND FLASH in the sheet as the program bootstrap method behind the described chip power of one of claim 1～5; NOR FLASH, EPROM, NAND FLASH, serial EEPROM and serial FLASH that sheet is outer.
7, the program bootstrap method behind the chip power as claimed in claim 2, it is characterized in that comprising if select 6) during the program designation source of " receive data by UART mouth or USB mouth from host computer and write in-chip FLASH ", earlier non-volatile memory body in the sheet is emptied, receive the step of the download of host computer data again.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100516345A CN100470476C (en) | 2006-05-25 | 2006-05-25 | Program bootstrap method after chip power-on |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100516345A CN100470476C (en) | 2006-05-25 | 2006-05-25 | Program bootstrap method after chip power-on |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101021794A CN101021794A (en) | 2007-08-22 |
| CN100470476C true CN100470476C (en) | 2009-03-18 |
Family
ID=38709569
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100516345A Active CN100470476C (en) | 2006-05-25 | 2006-05-25 | Program bootstrap method after chip power-on |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100470476C (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011157119A1 (en) * | 2010-06-13 | 2011-12-22 | 华为技术有限公司 | Auto-configuration method and device for registers of chip |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102279757B (en) * | 2010-06-11 | 2016-08-17 | 无锡中感微电子股份有限公司 | The method and device that a kind of system program starts |
| CN102043610A (en) * | 2010-12-09 | 2011-05-04 | 杭州芯赛微电子有限公司 | Method for designing voice microprocessor |
| CN102855145B (en) * | 2011-06-30 | 2015-07-01 | 安凯(广州)微电子技术有限公司 | Starting method and starting system of embedding type electronic device |
| CN102279763A (en) * | 2011-08-30 | 2011-12-14 | 福州瑞芯微电子有限公司 | Method for optimizing boot read-only memory (BOOTROM) |
| CN102831924B (en) * | 2012-08-14 | 2015-10-28 | 青岛海信宽带多媒体技术有限公司 | Sd card control method and control circuit |
| CN102945173B (en) * | 2012-10-31 | 2016-06-29 | 青岛海信宽带多媒体技术有限公司 | User program online upgrade system and upgrade method |
| CN103823664B (en) * | 2012-11-19 | 2017-12-15 | 中兴通讯股份有限公司 | A kind of design method of binary system unification Boot programs and kernel program |
| US9582295B2 (en) | 2014-03-18 | 2017-02-28 | International Business Machines Corporation | Architectural mode configuration |
| US9916185B2 (en) | 2014-03-18 | 2018-03-13 | International Business Machines Corporation | Managing processing associated with selected architectural facilities |
| CN105224352A (en) * | 2014-06-26 | 2016-01-06 | 中兴通讯股份有限公司 | Method for upgrading software version and veneer |
| CN104866357B (en) * | 2015-05-29 | 2019-08-23 | 中国电子科技集团公司第五十八研究所 | The boot starting method and its starter of digital signal processor |
| CN106897623A (en) * | 2015-12-21 | 2017-06-27 | 深圳市中兴微电子技术有限公司 | It is a kind of support more than the chip that guides safely and its startup method |
| CN106293807A (en) * | 2016-07-26 | 2017-01-04 | 中国航空工业集团公司西安飞行自动控制研究所 | A kind of Flash chip based on DSP guides loading method |
| CN106293832B (en) * | 2016-08-09 | 2020-01-14 | 上海盈方微电子有限公司 | SOC chip boot starting method and system |
| CN106940645B (en) * | 2017-03-06 | 2020-09-29 | 西安电子科技大学 | Guidable FPGA configuration circuit |
| CN108182079B (en) * | 2017-12-21 | 2020-09-01 | 中国船舶重工集团公司第七0七研究所 | TMS320C6748 program loading method based on serial port |
| CN108597154B (en) * | 2018-04-09 | 2020-11-17 | 厦门夏新移动通讯有限公司 | Safe starting system and starting method for communication module of Internet of things and POS machine |
| CN110858254A (en) * | 2018-08-22 | 2020-03-03 | 北京芯愿景软件技术股份有限公司 | Safety chip |
| CN109725941A (en) * | 2018-12-18 | 2019-05-07 | 深圳吉迪思电子科技有限公司 | A kind of programmable initial method and system for display driver chip |
| CN109918124A (en) * | 2019-03-15 | 2019-06-21 | 盛科网络（苏州）有限公司 | SOC starting early stage is loaded into method and system, the Bootloader mirror configuration method of user configuration |
| CN110262349A (en) * | 2019-06-28 | 2019-09-20 | 中国航空工业集团公司雷华电子技术研究所 | A kind of the remote online programmed method and system of C8051F series monolithic |
| CN111796850B (en) * | 2020-07-20 | 2021-05-11 | 上海航天电子通讯设备研究所 | Satellite load software on-orbit maintenance equipment and method |
| CN112783438B (en) * | 2020-12-24 | 2024-01-16 | 展讯半导体(成都)有限公司 | Memory using method of functional mobile phone and related products |
-
2006
- 2006-05-25 CN CNB2006100516345A patent/CN100470476C/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011157119A1 (en) * | 2010-06-13 | 2011-12-22 | 华为技术有限公司 | Auto-configuration method and device for registers of chip |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101021794A (en) | 2007-08-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100470476C (en) | Program bootstrap method after chip power-on | |
| US10514922B1 (en) | Transfer triggered microcontroller with orthogonal instruction set | |
| US8738892B2 (en) | Very long instruction word (VLIW) computer having efficient instruction code format | |
| CN103927187B (en) | Program execution method of embedded system | |
| Wehmeyer et al. | Influence of memory hierarchies on predictability for time constrained embedded software | |
| CN109213531A (en) | A kind of multi-core DSP based on EMIF16 powers on the simplification implementation method of self-starting | |
| CN105930186B (en) | The method for loading software of multi -CPU and software loading apparatus based on multi -CPU | |
| CN101334758B (en) | Device and method for embedded system expanding memory space | |
| CN112230955B (en) | Computer FPGA reconstruction system based on dual-core ARM SoC and operation method | |
| US6154828A (en) | Method and apparatus for employing a cycle bit parallel executing instructions | |
| CN100390817C (en) | IC smart card with dynamic logic sectorization and access right control function and implementing method thereof | |
| GB2367654A (en) | Translating instructions to store stack operands in registers | |
| CN101763273B (en) | Method for dynamically loading code into extended memory of embedded type system | |
| CN102567220A (en) | Cache access control method and Cache access control device | |
| CN102622257A (en) | On-line meter self-updating method and device | |
| EP1760580A1 (en) | Processing operation information transfer control system and method | |
| Naik et al. | Compiling with code-size constraints | |
| CN104866357A (en) | Boot starting method of digital signal processor and starting apparatus thereof | |
| CN106708566A (en) | Method for judgment of installation of application programs and judgment system | |
| Elsts12 et al. | Design and implementation of mansos: a wireless sensor network operating system | |
| CN100392591C (en) | Design method of power on self test (POST) in embedded system of PC hierarchy | |
| Lin et al. | Source code arrangement of embedded java virtual machine for nand flash memory | |
| Chang et al. | Array allocation taking into account SDRAM characteristics | |
| Kikuchi et al. | Development of Soft-Core Processor with Efficient Array Data Transfer Mechanism | |
| CN102662810A (en) | Method for online debugging of microprocessor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP03 | Change of name, title or address |
Address after: Hangzhou City, Zhejiang province Yuhang District 311121 West Street Wuchang No. 998 Building 9 East Patentee after: HANGZHOU SYNODATA SECURITY TECHNOLOGY CO., LTD. Address before: 310012 room 17, building 1, 103 staff Road, Hangzhou, Zhejiang, Xihu District Patentee before: Hangzhou Shengyuan Chip Technique Co., Ltd. |