CN100442066C - Method for analyzing BEOL testing chip on-line failure - Google Patents

Method for analyzing BEOL testing chip on-line failure Download PDF

Info

Publication number
CN100442066C
CN100442066C CNB2005101114180A CN200510111418A CN100442066C CN 100442066 C CN100442066 C CN 100442066C CN B2005101114180 A CNB2005101114180 A CN B2005101114180A CN 200510111418 A CN200510111418 A CN 200510111418A CN 100442066 C CN100442066 C CN 100442066C
Authority
CN
China
Prior art keywords
silicon chip
defective
test
machine platform
electron microscope
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005101114180A
Other languages
Chinese (zh)
Other versions
CN1982902A (en
Inventor
殷建斐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CNB2005101114180A priority Critical patent/CN100442066C/en
Publication of CN1982902A publication Critical patent/CN1982902A/en
Application granted granted Critical
Publication of CN100442066C publication Critical patent/CN100442066C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Analysing Materials By The Use Of Radiation (AREA)

Abstract

A method for analyzing on-line failure of BEOL test chip includes generating multiple virtual defects by detaching failure structure of characteristic test and integrating these defects to be manner detecting defect result for realizing seek and confirmation as well as analysis on failure position by automatic-scanning electronic microscope.

Description

A kind of method of BEOL testing chip on-line failure
Technical field
The present invention relates to semiconductor fabrication process, relate in particular to the method for a kind of BEOL testing chip on-line failure in the semiconductor technology.
Background technology
The failure analysis of test chip has important effect in semiconductor technology, carry out after generally in the end the layer of metal line is finished.The method that adopts mainly is successively to peel off (De-Layer), by chemical and mechanical grinding method chip is successively peeled off (Polishing) by chemicals, and focused ion beam destructive means such as (FIB).And because open circuit and short circuit (Open﹠amp; Short) etc. test structure commonly used is in order to guarantee certain capture rate, and the size of test structure generally can be more than 1000 microns, if artificial searching can be wasted time and energy very much and success ratio is very low.
Failure analysis method with the test chip in the above-mentioned prior art, though its last test result can reflect the capture rate of each detection layers, but can't be optimized by point-to-point program adjustment at the defective that do not detect that failure analysis (failure analysis is hereinafter to be referred as FA) found.
The last part technology of existing chip production line (back end of line, hereinafter to be referred as BEOL) the method for testing chip on-line failure, have the advantages that destructiveness is strong, efficient is low, success ratio is little, and can't be optimized at the defective adjustment that do not detect that FA has found, have trace routine optimization and feed back shortcomings such as insufficient.
Summary of the invention
Technical matters to be solved by this invention provides a kind of method of BEOL testing chip on-line failure, and it can have no the ground of destruction, fast the defective of failure site is carried out the affirmation of high success rate.Can feed back simultaneously problem points, the defective of having found that do not detect is carried out point-to-point optimization when the trace routine of layer.
For solving the problems of the technologies described above, the method for a kind of BEOL testing chip on-line failure of the present invention may further comprise the steps: the first step, and the silicon chip defect checking machine platform carries out defects detection to silicon chip, and generates the KRF formatted file; In second step, characteristic tester is opened a way and short-circuit test to this piece silicon chip, generates the invalid position file of KRF form; The 3rd step was decomposed into a plurality of zones that the autoscan electron microscope can search with the test structure of each inefficacy in the invalid position file, and was the virtual defective that coordinate generates respective numbers with each regional center respectively; The 4th goes on foot, and the destination file that virtual defective locations that obtains in going on foot the 3rd and silicon chip defect checking machine platform generate is merged into a KRF formatted file, and is sent to the autoscan electron microscope; The 5th step, editor's autoscan electron microscope program, the defective that detects with the silicon chip defect checking machine platform is comprehensively searched the failure structure of characteristic test automatically as the position revisal, finds out defective and confirms analysis; In the 6th step, use current silicon chip that the silicon chip defect checking machine platform is not detected and the defect mode that finds in the failure structure of characteristic test is accurate to trace routine optimization a little.
Compared with the prior art, the method of a kind of BEOL testing chip on-line failure of the present invention generates a plurality of virtual defectives by the failure structure that splits characteristic test, and synthetic board defects detection result's method, realized that the autoscan electron microscope is to detecting searching affirmation and the analysis that board does not detect defective, avoided destructive analysis, and improved analysis efficiency and success ratio silicon chip.Realized real-time feedback simultaneously, improved the efficient and the accuracy rate of program optimization trace routine.
Description of drawings
Below in conjunction with drawings and Examples the present invention is further described:
Fig. 1 is a schematic flow sheet of the present invention;
Fig. 2 generates the synoptic diagram of a plurality of virtual defectives for the failure structure that splits characteristic test.
Embodiment
Fig. 1 is a schematic flow sheet of the present invention.As shown in Figure 1, at first, with the silicon chip defect checking machine platform this piece silicon chip is carried out defects detection in any layer of metal lineman journey, and the defective that detects classified, the silicon chip diverse location select to find easily under the 5-10 spot scan electron microscope and size less than 5 microns defective, and generate KRF format result file ins.krf; With characteristic tester this piece silicon chip is opened a way and short-circuit test then, also generate the invalid position file pcm.krf of KRF form, will guarantee that in said process the silicon chip initial point of ins.krf and pcm.krf and chip initial point are consistent; Fig. 2 generates the synoptic diagram of a plurality of virtual defectives for the failure structure that splits characteristic test.As shown in Figure 2, the test structure of each inefficacy among the pcm.krf is decomposed into several zones that the autoscan electron microscope can detect, and be the virtual defective that coordinate generates respective numbers with each regional center respectively, the virtual defect coordinate that is generated is XREL and YREL, XREL and YREL value increase progressively with 100 respectively, and XREL and YREL are followed successively by: (4300,7600), (4400,7600), (4500,7600), (5700,7600) ... (4300,7700), (4300,7800) ... (5000,8000), (5700,8300), the defect id of each virtual defective is since 101 orderings successively, and the virtual defect coordinate XREL of generation and YREL duplicate for each regional centre coordinate and other project, at last these virtual defect lists are added into the defect list position of ins.krf file, save as total.krf; Total.krf is sent to automatic Review scanning electron microscope, and with this document debugging autoscan electron microscope program, wherein need Max and Extra Max in (ADI Defect Size) in the detection flaw size under defect correcting (Defect Offset) option are made as 5.000, searching window (Search Window) under defective operation (Defect Run) option is made as 110, FOV=10=seeks window Search Window/11, hides the check box of opening big defective option (Enable LargeDefects Section) simultaneously; With the program that debugging is finished the failure structure of characteristic test is comprehensively searched automatically, found out defective and confirm and analyze; The defect mode that uses current silicon chip that the detection board is not detected and find in the failure structure of characteristic test is accurate to the optimization of trace routine targetedly work a little.

Claims (2)

1, a kind of method of BEOL testing chip on-line failure is characterized in that, may further comprise the steps: the first step, and the silicon chip defect checking machine platform carries out defects detection to silicon chip, and generates the test result file of KRF form; Second step, characteristic tester is opened a way and short-circuit test to this piece silicon chip, generate the invalid position file of KRF form: the 3rd step, the test structure of each inefficacy in the invalid position file is decomposed into a plurality of zones that the autoscan electron microscope can search, and is the virtual defective that coordinate generates respective numbers with each regional center respectively; The 4th goes on foot, and the test result file that virtual defective locations that obtains in going on foot the 3rd and first step silicon chip defect checking machine platform generate is merged into the file of a KRF form, and is sent to the autoscan electron microscope; The 5th step, editor's autoscan electron microscope program, the defective that detects with the silicon chip defect checking machine platform is comprehensively searched the failure structure of characteristic test automatically as the position revisal, finds out defective and confirms analysis; In the 6th step, use current silicon chip that the silicon chip defect checking machine platform is not detected and the defect mode that finds in the failure structure of characteristic test is accurate to trace routine optimization a little.
2, the method for a kind of BEOL testing chip on-line failure as claimed in claim 1, it is characterized in that, when utilizing the silicon chip defect checking machine platform that silicon chip is carried out defects detection in the first step, each invalid position that characteristic test is generated is decomposed into the virtual defective that the autoscan electron microscope can search, and selects 5-10 spot scan electron microscope to search easily from the defective that defect checking machine platform detects and size generates the test result file of KRF form less than 5 microns defective.
CNB2005101114180A 2005-12-13 2005-12-13 Method for analyzing BEOL testing chip on-line failure Expired - Fee Related CN100442066C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005101114180A CN100442066C (en) 2005-12-13 2005-12-13 Method for analyzing BEOL testing chip on-line failure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005101114180A CN100442066C (en) 2005-12-13 2005-12-13 Method for analyzing BEOL testing chip on-line failure

Publications (2)

Publication Number Publication Date
CN1982902A CN1982902A (en) 2007-06-20
CN100442066C true CN100442066C (en) 2008-12-10

Family

ID=38165576

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005101114180A Expired - Fee Related CN100442066C (en) 2005-12-13 2005-12-13 Method for analyzing BEOL testing chip on-line failure

Country Status (1)

Country Link
CN (1) CN100442066C (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101685786B (en) * 2008-09-26 2011-06-01 上海华虹Nec电子有限公司 Method for automatically monitoring peripheral deburring and flaw of silicon slice by using optical microscope
CN102338755A (en) * 2010-07-15 2012-02-01 鸿富锦精密工业(深圳)有限公司 Failure analysis method for contact point of electronic component
CN102323282A (en) * 2011-08-23 2012-01-18 上海华碧检测技术有限公司 Failure analysis method for contact terminal in automobile electronic
JP2014109531A (en) * 2012-12-04 2014-06-12 Toshiba Corp Semiconductor inspection device and semiconductor inspection method
CN105629124A (en) * 2016-01-01 2016-06-01 广州兴森快捷电路科技有限公司 PCB network poor conduction analysis method
CN106569118B (en) * 2016-10-08 2019-09-10 芯海科技(深圳)股份有限公司 A kind of chip short-circuit failure detection system and method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001272316A (en) * 2000-03-28 2001-10-05 Matsushita Electric Ind Co Ltd Sample preparation method for transmission electron microscope
US6815345B2 (en) * 2001-10-16 2004-11-09 Hermes-Microvision (Taiwan) Inc. Method for in-line monitoring of via/contact holes etch process based on test structures in semiconductor wafer manufacturing
CN1213469C (en) * 1998-06-13 2005-08-03 三星电子株式会社 Apparatus and method for contact failure inspection in semiconductor devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1213469C (en) * 1998-06-13 2005-08-03 三星电子株式会社 Apparatus and method for contact failure inspection in semiconductor devices
JP2001272316A (en) * 2000-03-28 2001-10-05 Matsushita Electric Ind Co Ltd Sample preparation method for transmission electron microscope
US6815345B2 (en) * 2001-10-16 2004-11-09 Hermes-Microvision (Taiwan) Inc. Method for in-line monitoring of via/contact holes etch process based on test structures in semiconductor wafer manufacturing

Also Published As

Publication number Publication date
CN1982902A (en) 2007-06-20

Similar Documents

Publication Publication Date Title
CN100442066C (en) Method for analyzing BEOL testing chip on-line failure
US6950771B1 (en) Correlation of electrical test data with physical defect data
CN108062558B (en) Wafer inspection process using bit failures and virtual inspection
US7728969B2 (en) Methods and systems for identifying defect types on a wafer
US9165356B2 (en) Defect inspection method and defect inspection device
US20090074286A1 (en) Data management equipment used to defect review equipment and testing system configurations
JP2001230289A (en) Fault analyzing method and system
US7339391B2 (en) Defect detection method
US8472695B2 (en) Method and apparatus for failure analysis of semiconductor integrated circuit devices
CN113763312A (en) Detecting defects in semiconductor samples using weak marks
US9689923B2 (en) Adaptive electrical testing of wafers
KR20170127549A (en) Adaptive sampling for process window determination
CN101738400B (en) Method and device for judging repeated defects on surface of wafer
US7715997B2 (en) Intelligent inspection based on test chip probe failure maps
KR100574648B1 (en) Method and system for classification of defect
JP4287863B2 (en) Review SEM
CN1591811A (en) Method of defect management system
JP4745380B2 (en) Review SEM
Jansen et al. Utilizing design layout information to improve efficiency of SEM defect review sampling
CN101807266B (en) Method of finished product management for semiconductor manufacture
Erb et al. Yield enhancement through fast statistical scan test analysis for digital logic
Yeh et al. Novel technique to separate systematic and random defects during 65nm and 45nm process development
Farrugia et al. A memory volume diagnostics methodology to facilitate production yield learning with embedded memories
CN102446560B (en) Analysis device of embedded memory in panel driving circuit and method thereof
KR100583528B1 (en) System and method for managing information for defect in wafer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20131216

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TR01 Transfer of patent right

Effective date of registration: 20131216

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081210

Termination date: 20201213

CF01 Termination of patent right due to non-payment of annual fee