CN100442066C - Method for analyzing BEOL testing chip on-line failure - Google Patents
Method for analyzing BEOL testing chip on-line failure Download PDFInfo
- Publication number
- CN100442066C CN100442066C CNB2005101114180A CN200510111418A CN100442066C CN 100442066 C CN100442066 C CN 100442066C CN B2005101114180 A CNB2005101114180 A CN B2005101114180A CN 200510111418 A CN200510111418 A CN 200510111418A CN 100442066 C CN100442066 C CN 100442066C
- Authority
- CN
- China
- Prior art keywords
- silicon chip
- defective
- test
- machine platform
- electron microscope
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Analysing Materials By The Use Of Radiation (AREA)
Abstract
Description
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005101114180A CN100442066C (en) | 2005-12-13 | 2005-12-13 | Method for analyzing BEOL testing chip on-line failure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2005101114180A CN100442066C (en) | 2005-12-13 | 2005-12-13 | Method for analyzing BEOL testing chip on-line failure |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1982902A CN1982902A (en) | 2007-06-20 |
CN100442066C true CN100442066C (en) | 2008-12-10 |
Family
ID=38165576
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005101114180A Expired - Fee Related CN100442066C (en) | 2005-12-13 | 2005-12-13 | Method for analyzing BEOL testing chip on-line failure |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100442066C (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101685786B (en) * | 2008-09-26 | 2011-06-01 | 上海华虹Nec电子有限公司 | Method for automatically monitoring peripheral deburring and flaw of silicon slice by using optical microscope |
CN102338755A (en) * | 2010-07-15 | 2012-02-01 | 鸿富锦精密工业(深圳)有限公司 | Failure analysis method for contact point of electronic component |
CN102323282A (en) * | 2011-08-23 | 2012-01-18 | 上海华碧检测技术有限公司 | Failure analysis method for contact terminal in automobile electronic |
JP2014109531A (en) * | 2012-12-04 | 2014-06-12 | Toshiba Corp | Semiconductor inspection device and semiconductor inspection method |
CN105629124A (en) * | 2016-01-01 | 2016-06-01 | 广州兴森快捷电路科技有限公司 | PCB network poor conduction analysis method |
CN106569118B (en) * | 2016-10-08 | 2019-09-10 | 芯海科技(深圳)股份有限公司 | A kind of chip short-circuit failure detection system and method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001272316A (en) * | 2000-03-28 | 2001-10-05 | Matsushita Electric Ind Co Ltd | Sample preparation method for transmission electron microscope |
US6815345B2 (en) * | 2001-10-16 | 2004-11-09 | Hermes-Microvision (Taiwan) Inc. | Method for in-line monitoring of via/contact holes etch process based on test structures in semiconductor wafer manufacturing |
CN1213469C (en) * | 1998-06-13 | 2005-08-03 | 三星电子株式会社 | Apparatus and method for contact failure inspection in semiconductor devices |
-
2005
- 2005-12-13 CN CNB2005101114180A patent/CN100442066C/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1213469C (en) * | 1998-06-13 | 2005-08-03 | 三星电子株式会社 | Apparatus and method for contact failure inspection in semiconductor devices |
JP2001272316A (en) * | 2000-03-28 | 2001-10-05 | Matsushita Electric Ind Co Ltd | Sample preparation method for transmission electron microscope |
US6815345B2 (en) * | 2001-10-16 | 2004-11-09 | Hermes-Microvision (Taiwan) Inc. | Method for in-line monitoring of via/contact holes etch process based on test structures in semiconductor wafer manufacturing |
Also Published As
Publication number | Publication date |
---|---|
CN1982902A (en) | 2007-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100442066C (en) | Method for analyzing BEOL testing chip on-line failure | |
US6950771B1 (en) | Correlation of electrical test data with physical defect data | |
CN108062558B (en) | Wafer inspection process using bit failures and virtual inspection | |
US7728969B2 (en) | Methods and systems for identifying defect types on a wafer | |
US9165356B2 (en) | Defect inspection method and defect inspection device | |
US20090074286A1 (en) | Data management equipment used to defect review equipment and testing system configurations | |
JP2001230289A (en) | Fault analyzing method and system | |
US7339391B2 (en) | Defect detection method | |
US8472695B2 (en) | Method and apparatus for failure analysis of semiconductor integrated circuit devices | |
CN113763312A (en) | Detecting defects in semiconductor samples using weak marks | |
US9689923B2 (en) | Adaptive electrical testing of wafers | |
KR20170127549A (en) | Adaptive sampling for process window determination | |
CN101738400B (en) | Method and device for judging repeated defects on surface of wafer | |
US7715997B2 (en) | Intelligent inspection based on test chip probe failure maps | |
KR100574648B1 (en) | Method and system for classification of defect | |
JP4287863B2 (en) | Review SEM | |
CN1591811A (en) | Method of defect management system | |
JP4745380B2 (en) | Review SEM | |
Jansen et al. | Utilizing design layout information to improve efficiency of SEM defect review sampling | |
CN101807266B (en) | Method of finished product management for semiconductor manufacture | |
Erb et al. | Yield enhancement through fast statistical scan test analysis for digital logic | |
Yeh et al. | Novel technique to separate systematic and random defects during 65nm and 45nm process development | |
Farrugia et al. | A memory volume diagnostics methodology to facilitate production yield learning with embedded memories | |
CN102446560B (en) | Analysis device of embedded memory in panel driving circuit and method thereof | |
KR100583528B1 (en) | System and method for managing information for defect in wafer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI Effective date: 20131216 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI |
|
TR01 | Transfer of patent right |
Effective date of registration: 20131216 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge Patentee before: Shanghai Huahong NEC Electronics Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081210 Termination date: 20201213 |
|
CF01 | Termination of patent right due to non-payment of annual fee |