CN100440951C - PIP processing device and its processing method - Google Patents

PIP processing device and its processing method Download PDF

Info

Publication number
CN100440951C
CN100440951C CNB2006101002688A CN200610100268A CN100440951C CN 100440951 C CN100440951 C CN 100440951C CN B2006101002688 A CNB2006101002688 A CN B2006101002688A CN 200610100268 A CN200610100268 A CN 200610100268A CN 100440951 C CN100440951 C CN 100440951C
Authority
CN
China
Prior art keywords
image
picture
circuit
sub
screen image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CNB2006101002688A
Other languages
Chinese (zh)
Other versions
CN1878261A (en
Inventor
曹盛哲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Via Technologies Inc
Original Assignee
Via Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Technologies Inc filed Critical Via Technologies Inc
Priority to CNB2006101002688A priority Critical patent/CN100440951C/en
Publication of CN1878261A publication Critical patent/CN1878261A/en
Application granted granted Critical
Publication of CN100440951C publication Critical patent/CN100440951C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Studio Circuits (AREA)

Abstract

The present invention relates to a processing apparatus of main and auxiliary pictures, which is used for processing a main picture image and an auxiliary picture image. The processing apparatus of main and auxiliary pictures comprises a zooming circuit, a storage circuit, a first selection circuit and a processing circuit, wherein the zooming circuit is used for reducing the auxiliary picture image to output a reduced auxiliary picture image; the storage circuit is used for storing the main picture image and the reduced auxiliary picture image; the first selection circuit is connected to a control circuit to receive a picture selection signal, and is connected to the storage circuit to select the reduced picture image or the main picture image according to the picture selection signal for output; the processing circuit is connected to the first selection circuit to process the main picture image or the reduced image.

Description

PIP processing unit and processing method thereof
Technical field
The present invention relates to a kind of image processing apparatus and processing method thereof, in particular to a kind of PIP processing unit and processing method thereof.
Background technology
Along with the arriving in information and audio-visual epoch, mode that image shows and image processing techniques are also flourish.Wherein, PIP is a kind of Display Technique that is widely used, and it can make things convenient for the user to watch a plurality of channels simultaneously usually, or inspects the different sections of playing film simultaneously.
To play television channel is example, with reference to shown in Figure 1.In the playing process of the PIP channel of known TV, one first channel picture 1 is shown in a frame of video 2.Then, the user can be divided into 21 and one sprite zone 22, mother picture zone with frame of video 2 according to demands of individuals or a default value.At this moment, one second channel picture 3 is reduced, to cover and to replace the first channel picture 1 in sprite zone 22.Therefore, the user can watch the first channel picture 1 and the second channel picture 3 simultaneously.As mentioned above, if wish to carry out the playing process of above-mentioned PIP, known TV need be provided with a PIP processing unit and come image data processing, with the usefulness as follow-up play PIP channel.
With reference to shown in Figure 2, known PIP processing unit 4 can cooperate with a display 5, and wherein, PIP processing unit 4 comprises that one first treatment circuit 41, one second treatment circuit 42 and cover circuit 43.
First treatment circuit 41 can receive and handle a mother picture image 61, to produce one first image to be displayed 62.And second treatment circuit 42 can receive and handle a sub-screen image 63, to produce one second image to be displayed 64.At this moment, when display 5 hope present the second channel picture 3 in sprite zone 22 (as shown in Figure 1), cover circuit 43 and just receive first image to be displayed 62 and second image to be displayed 64, and cover and replace first image to be displayed 62 by second image to be displayed 64, to export second image to be displayed 64 to display 5.
Yet, by above-mentioned discussion as can be known, known PIP processing unit 4 need provide two treatment circuits (comprising first treatment circuit 41 and second treatment circuit 42), so that wish to present the second channel picture 3 when (as shown in Figure 1) when display 5 in sprite zone 22, respectively as the usefulness of handling mother picture image 61 and sub-screen image 63, this has not only strengthened product size, has also increased product cost.Again as shown in Figure 1, reduced when the second channel picture 3, when being shown in the first channel picture 1 in sprite zone 22 with replacement, internal memory need provide the memory bandwidth of mother picture image 61 and sub-screen image 63 with the usefulness as follow-up sprite zone 22 demonstrations simultaneously.In other words, in known PIP processing unit 4, must provide unnecessary memory bandwidth to give to be positioned at originally the part mother picture image 61 (and sprite zone 22 is covered by sub-screen image 63 now) in sprite zone 22.
Therefore, how providing a kind of PIP processing unit and processing method thereof, can address the above problem, is one of current major issue.
Summary of the invention
According to the problems referred to above, the purpose of this invention is to provide a kind of PIP processing unit and processing method thereof that reduces the memory circuit consumption.
Therefore, for achieving the above object, PIP processing unit according to the present invention can be handled a mother picture image and a sub-screen image, and the PIP processing unit comprises a convergent-divergent circuit, a memory circuit, one first a selection circuit and a treatment circuit.The convergent-divergent circuit is used to dwindle sub-screen image to export a sub-screen image that dwindles.Memory circuit is used to store mother picture image and the sub-screen image that dwindles.First selects circuit to be connected to control circuit receiving the picture and selecting signal, and is connected to memory circuit, with according to the picture and selecting signal, selects the sub-screen image that dwindles or mother picture image as output.Treatment circuit is connected to first and selects circuit, the sub-screen image or the mother picture image that dwindle with processing.
In addition, for achieving the above object, the invention also discloses a PIP processing method, it is used to handle a mother picture image and a sub-screen image.The PIP processing method comprises the following steps: at first to dwindle sub-screen image to export a sub-screen image that dwindles.Then, mother picture image and the sub-screen image that dwindles are stored in the memory circuit.Then, according to a picture and selecting signal, sub-screen image or the mother picture image selecting to dwindle from memory circuit are handled.
As mentioned above, according to PIP processing unit of the present invention and PIP processing method when handling sub-screen image, be from memory circuit, to read through the sub-screen image that dwindles to handle, and be not as known technology the data of sub-screen image all to be read out to handle from internal memory.Therefore, the access amount of memory circuit is not only few and have more efficient than known technology among the present invention.
Description of drawings
Fig. 1 is a schematic diagram, and its image that has shown the PIP of known TV shows;
Fig. 2 is a schematic diagram, and it has shown known PIP processing unit;
Fig. 3 is a schematic diagram, and it has shown PIP processing unit according to the preferred embodiment of the invention;
Fig. 4 is a schematic diagram, and it has shown control circuit defined mother picture zone and sprite zone;
Fig. 5 is a schematic diagram, and it has shown the control circuit of PIP processing unit as shown in Figure 3;
Fig. 6 is a schematic diagram, and it has shown another PIP processing unit according to the preferred embodiment of the invention; And
Fig. 7 is a flow chart, and it has shown the flow process of PIP processing method according to the preferred embodiment of the invention.
The element numbers explanation
1 first channel picture
2 frame of video
21 mother picture zones
21 '~29 ' zone
22 sprite zones
3 second channel pictures
4 PIP processing unit
41 first treatment circuits
42 second treatment circuits
43 cover circuit
5 displays
61 mother picture images
62 first images to be displayed
63 sub-screen images
64 second images to be displayed
65 sub-screen images through dwindling
7 PIP processing unit
71 convergent-divergent circuit
72 control circuits
721~725 comparators
726 buffers
73 first select circuit
74 treatment circuits
75 memory circuits
76 second select circuit
761 first multiplexers
762 second multiplexers
C0 position comparison value
C0 ' correspondence code
C 1, C2, C3, C4 comparison value
The hcnt horizontal signal
SIG1 picture and selecting signal
The SIG2 image is selected signal
SOC1 first image source
SOC2 second image source
The step of S1~S3 PIP processing method
The vcnt vertical signal
WIPE_HA, WIPE_HB horizontal coordinate value
WIPE_VA, WIPE_VB vertical coordinate value
Embodiment
Hereinafter with reference to relevant drawings, PIP processing unit and PIP processing method according to the preferred embodiment of the invention are described, wherein identical assembly will be illustrated with identical label.
In the multimedia video application technology, in order to increase the lively degree of picture conversion, various equivalent modifications is developed several transition special effectives (Transition), as desalination special efficacy (Dissolve), separation special efficacy (Split), the special efficacy (Wipe) etc. of switching.And the PIP processing unit of the preferred embodiment of the present invention and PIP processing method utilize the mode of above-mentioned switching special efficacy to make image be shown in the mother picture zone or a sprite zone of a frame of video.With reference to shown in Figure 3, PIP processing unit 7 according to first preferred embodiment of the invention, it is used to handle a mother picture image 61 and a sub-screen image 63, and mother picture image 61 and sub-screen image 63 are shown in the mother picture zone 21 and sprite zone 22 in Fig. 1 frame of video 2 respectively.
PIP processing unit 7 comprises a convergent-divergent circuit 71, a control circuit 72, one first is selected circuit 73, a treatment circuit 74 and a memory circuit 75.Convergent-divergent circuit 71 is used to receive sub-screen image 63, and sub-screen image 63 is dwindled to export a sub-screen image that dwindles 65.Memory circuit 75 is used to store mother picture image 61 and the sub-screen image 65 that dwindles.Control circuit 72 is used to judge that it still is the sprite zone that present treatment circuit 74 should be handled the mother picture zone, and exports a picture and selecting signal SIG1 according to judged result.First selects circuit 73 to be connected to control circuit 72 receiving picture and selecting signal SIG1, and be connected to memory circuit 75 with the sub-screen image 65 selecting according to picture and selecting signal SIG1 to dwindle or mother picture image 61 as exporting.Treatment circuit 74 is connected to first and selects the sub-screen image 65 of circuit 73 to handle mother picture image 61 or to dwindle, so that mother picture image 61 and sub-screen image 65 through dwindling can correctly be shown in as in the mother picture zone 21 of the frame of video 2 of Fig. 1 and the sprite zone 22.
As shown in Figure 4, a frame of video 2 is by two horizontal coordinate value WIPE_HA, WIPE_HB and two vertical coordinate value WIPE_VA, WIPE_VB, and is split into a plurality of regionally 21 '~29 ', and these zones can be respectively as mother picture zone or sprite zone.For example, the zone 21 ' can be used as the sprite zone, the sub-screen image 65 that dwindles in order to demonstration, and zone 22 '~29 ' can be used as the mother picture zone, in order to show mother picture image 61.
In addition, in the frame of video 2 each pixel according to from top to bottom, order from left to right handles, control circuit 72 among Fig. 3 is used to judge that a current pending pixel belongs to sprite zone or mother picture zone, and according to judged result, output picture and selecting signal SIG1.Picture and selecting signal SIG1 is used to control the first sub-screen image 65 conduct outputs of selecting circuit 73 to select mother picture image 61 or dwindle.First selects the image of circuit 73 outputs to be imported into treatment circuit 74.When current pending pixel is positioned at the mother picture zone, picture and selecting signal SIG1 just controls first and selects circuit 73 output mother picture images 61 to treatment circuit 74, treatment circuit 74 is just handled mother picture image 61, so that mother picture image 61 is shown in the mother picture zone 22 '~29 ' in the frame of video 2.Otherwise, when current pending pixel is positioned at sprite zone 21 ', picture and selecting signal SIG1 just controls first and selects circuit 73, the sub-screen image 65 that dwindles with output is to treatment circuit 74, treatment circuit 74 is just handled the sub-screen image 65 that dwindles, so that the sub-screen image that dwindles 65 is shown in the sprite zone 21 ' in the frame of video 2.Thus, mother picture image 61 can be shown in respectively in the mother picture zone 22 '~29 ' and sprite zone 21 ' of frame of video 2 with the sub-screen image 65 that dwindles.
As shown in Figure 5, control circuit 72 comprises a plurality of comparators 721~725 and a buffer 726.Comparator 721~724 is used to judge current pending locations of pixels, to export a position comparison value C0.Buffer 726 is used to write down a correspondence code C0 ' in sprite zone 21 '.Comparator 725 is connected to comparator 721~724 and buffer 726, with difference receiving position comparison value C0 and correspondence code C0 '.Comparator 725 comparison position comparison value C0 and correspondence code C0 ', and judge with this whether current pending pixel drops in the sprite zone 21 ', with output picture and selecting signal SIG1.The horizontal level of current pending pixel and upright position are represented that by a horizontal signal hcnt and a vertical signal vcnt corresponding informance of each zone 21 '~29 ' is stored in the buffer 726 in sprite zone 21 ' and the frame of video 2.
Comparator 721,723 is used to judge the horizontal level of current pending pixel, and comparator 722,724 is used to judge the upright position of current pending pixel.Comparator 721 is used for comparison level signal hcnt and horizontal coordinate value WIPE_HA with output comparison value C1, and when horizontal signal hcnt was bigger than horizontal coordinate value, it was 1 that comparator 721 is just set comparison value C 1.Comparator 723 is used for comparison level signal hcnt and horizontal coordinate value, with output comparison value C3.When horizontal signal hcnt was bigger than horizontal coordinate value WIPE_HB, it was 1 that comparator 723 is just set comparison value C3.Comparator 722 is used for comparison vertical signal vcnt and vertical coordinate value WIPE_VA, with output comparison value C2.When vertical signal vcnt was bigger than vertical coordinate value WIPE_VA, it was 1 that comparator 722 is just set comparison value C2.Comparator 724 is used for comparison vertical signal vcnt and vertical coordinate value WIPE_VB, with output comparison value C4.When vertical signal vcnt was bigger than vertical coordinate value WIPE_VB, it was 1 that comparator 724 is just set comparison value C4.
Comparison value C1~C4 can have different numerical value corresponding to different frame of video zones because of current pending pixel.Comparison value C1~C4 can be combined to one four bit position comparison value C0 and represents, when position comparison value C0 is " 0000 ", " 0010 ", " 1010 ", " 0100 ", " 0110 ", " 1110 ", " 0101 ", " 0111 " or " 1111 ", can correspond to zone 21 '~29 ' of frame of video 2 respectively.
Buffer 726 is used to record the correspondence code C0 ' in sprite zone 21 ', and correspondence code C0 ' is a four figures value, and the corresponding relation between zone 21 '~29 ' of the numerical value of correspondence code C0 ' and frame of video 2 is identical with position comparison value C0.Whether comparator 725 is used for comparison position comparison value C0 identical with correspondence code C0 ', with output picture and selecting signal SIG1.When position comparison value C0 was identical with correspondence code C0 ', it was a high level " 1 " that comparator 725 is just set picture and selecting signal SIG1, otherwise picture and selecting signal SIG1 just is set to a low level " 0 ".In addition, correspondence code C0 ' also can be set by the user, to be used for showing the zone of sprite in the change frame of video 2.
Refer again to shown in Figure 3ly, first to select circuit 73 can be a multiplexer.When picture and selecting signal SIG1 was 0, first selected circuit 73 just to select mother picture image 61 as output.Treatment circuit 74 is just handled mother picture image 61 and is shown.When picture and selecting signal SIG1 was 1, first selected circuit 73 just to select the sub-screen image 65 conduct outputs of dwindling, and treatment circuit 74 is just handled the sub-screen image 65 that dwindles and shown.
Compare with known technology, known PIP processing unit 4 must provide two treatment circuits (first treatment circuit 41 and second treatment circuit 42) to handle the data of mother picture and sprite respectively.Yet the PIP processing unit 7 of present embodiment only needs a treatment circuit 74, and mother picture and sprite can be shared this processing circuit 74 and handle.
As shown in Figure 6, being in PIP processing unit 7 that they are different with Fig. 3 more comprises one second selection circuit 76, second selects circuit 76 to comprise one first multiplexer 761 and one second multiplexer, 762, the first multiplexers, 761 receptions, one image selection signal SIG2.When image selected signal SIG2 to be a high level (1), its first image of just selecting one first image source SOC1 was as mother picture image 61.When image selected signal SIG2 to be a low level (0), its second image of just selecting one second image source SOC2 was as the mother picture image.Second multiplexer 762 receives image and selects signal SIG2.When image selected signal SIG2 to be high level (1), its second image of just selecting the second image source SOC2 was as sub-screen image 63.When image selected signal SIG2 to be low level (0), its first image of just selecting the first image source SOC1 was as sub-screen image 63.
Therefore, this key diagram image source can be used as mother picture or sprite through after switching.
Show that as Fig. 7 the PIP processing method is used to handle a mother picture image and a sub-screen image according to the preferred embodiment of the invention, wherein, described method comprises step S1 to step S3.
Step S1 dwindles sub-screen image, to export a sub-screen image that dwindles.
Step S2 is stored in mother picture image and the sub-screen image that dwindles in one memory circuit.
Step S3 is according to a picture and selecting signal, handles from sub-screen image or mother picture image that memory circuit is selected to dwindle.
The PIP processing method of present embodiment can be applicable to aforesaid PIP processing unit 7, because aforesaid PIP processing unit 7 was discussed in the embodiment of Fig. 3, Fig. 4, Fig. 5 and Fig. 6, so repeat no more the PIP processing method of present embodiment.
In sum, according to PIP processing unit of the present invention and PIP processing method when handling sub-screen image, read the sub-screen image that dwindles and handle from memory circuit, it is not as known technology the data of sub-screen image all to be read out to handle from internal memory.Therefore, the access amount of memory circuit is not only few and have more efficient than known technology among the present invention.
Above-described purpose is only non-limiting for example.Under the situation that does not break away from spirit of the present invention and scope,, all should be contained in the claims its equivalent modifications of carrying out or change.

Claims (10)

1. PIP processing unit, it is used to handle a mother picture image and a sub-screen image, and described PIP processing unit comprises:
One convergent-divergent circuit, it is used to dwindle this sub-screen image to export a sub-screen image that dwindles;
One memory circuit, it is connected to described convergent-divergent circuit, to store described mother picture image and the described sub-screen image that dwindles;
One first selects circuit, and it is connected to a control circuit receiving a picture and selecting signal, and is connected to described memory circuit, to select described sub-screen image that dwindles or described mother picture image as output according to described picture and selecting signal; And
One treatment circuit, it is connected to described first and selects circuit, to handle described sub-screen image that dwindles or described mother picture image.
2. PIP processing unit according to claim 1, wherein said control circuit are used for judging that a current pending pixel belongs to a sprite zone or a mother picture zone of a frame of video, to export described picture and selecting signal.
3. PIP processing unit according to claim 2, wherein:
When described current pending pixel was positioned at described mother picture zone, described picture and selecting signal was just controlled described first and is selected circuit, to export described mother picture image to described treatment circuit; And
When described current pending pixel was positioned at described sprite regional, described picture and selecting signal was just controlled described first and is selected circuit, to export the described sub-screen image that dwindles to described treatment circuit.
4. PIP processing unit according to claim 1, wherein said control circuit comprises:
A plurality of first comparators, it is used for judging that described current pending pixel is positioned at the position of a frame of video to export a position comparison value;
One buffer, it is used for writing down a correspondence code in a sprite zone of described frame of video; And
One second comparator, it is connected to described first comparator and described buffer, and to receive described position comparison value and described correspondence code respectively, this second comparator is used for more described position comparison value and described correspondence code, to export described picture and selecting signal.
5. PIP processing unit according to claim 4, wherein said frame of video is split into a plurality of zones according at least one horizontal coordinate value and at least one vertical coordinate value, and described zone can be respectively as zone of the mother picture in the described frame of video or described sprite zone.
6. PIP processing unit according to claim 4, wherein said first comparator is that a horizontal level of described current pending pixel and a upright position are compared with described horizontal coordinate value and described vertical coordinate value respectively, to export described position comparison value.
7. PIP processing unit according to claim 1 further comprises one second and selects circuit, and wherein said second selects circuit to comprise:
One first multiplexer, it receives an image and selects signal, when described image is selected signal at a high level, just selects one first image as a mother picture image, when this image selects signal to be a low level, just select one second image as described mother picture image; And
One second multiplexer, it receives described image and selects signal, when this image selects signal to be described high level, just selects described second image as a sub-screen image, when described image selects signal to be described low level, just select described first image as described sub-screen image.
8. PIP processing method, it is used to handle a mother picture image and a sub-screen image, and described PIP processing method comprises:
Dwindle described sub-screen image to export a sub-screen image that dwindles;
Described mother picture image and the described sub-screen image that dwindles are stored in the memory circuit; And
Select described sub-screen image that dwindles or described mother picture image to handle according to a picture and selecting signal from described memory circuit at a treatment circuit.
9. PIP processing method according to claim 8, it further comprises:
Judge that a current pending pixel belongs to a sprite zone or the mother picture zone in the frame of video, to export described picture and selecting signal.
10. PIP processing method according to claim 9, wherein when described current pending pixel is positioned at described mother picture zone, described picture and selecting signal just selects described mother picture image to handle, and when described current pending pixel was positioned at described sprite regional, described picture and selecting signal was handled with regard to selecting the described sub-screen image that dwindles.
CNB2006101002688A 2006-07-05 2006-07-05 PIP processing device and its processing method Active CN100440951C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2006101002688A CN100440951C (en) 2006-07-05 2006-07-05 PIP processing device and its processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2006101002688A CN100440951C (en) 2006-07-05 2006-07-05 PIP processing device and its processing method

Publications (2)

Publication Number Publication Date
CN1878261A CN1878261A (en) 2006-12-13
CN100440951C true CN100440951C (en) 2008-12-03

Family

ID=37510538

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006101002688A Active CN100440951C (en) 2006-07-05 2006-07-05 PIP processing device and its processing method

Country Status (1)

Country Link
CN (1) CN100440951C (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103578390B (en) * 2012-07-25 2016-08-03 爱国者电子科技有限公司 Layering manifestation device and there is the DPF of Layering manifestation device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1206290A (en) * 1997-07-03 1999-01-27 三星电子株式会社 High definition television
WO2002025940A1 (en) * 2000-09-20 2002-03-28 Koninklijke Philips Electronics N.V. Picture-in-picture
CN1487736A (en) * 2003-07-23 2004-04-07 滕云海 Main and subsidiary image data acquiring and recording method and device
CN1578447A (en) * 2003-07-28 2005-02-09 上海乐金广电电子有限公司 Image pantograph displaying method in optical disc device
CN1700751A (en) * 2004-05-19 2005-11-23 乐金电子(沈阳)有限公司 Picture in picture processing apparatus and method for image display device
KR20050122808A (en) * 2004-06-25 2005-12-29 주식회사 대우일렉트로닉스 Apparatus for adjusting size and zoom of sub image in television and method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1206290A (en) * 1997-07-03 1999-01-27 三星电子株式会社 High definition television
WO2002025940A1 (en) * 2000-09-20 2002-03-28 Koninklijke Philips Electronics N.V. Picture-in-picture
CN1487736A (en) * 2003-07-23 2004-04-07 滕云海 Main and subsidiary image data acquiring and recording method and device
CN1578447A (en) * 2003-07-28 2005-02-09 上海乐金广电电子有限公司 Image pantograph displaying method in optical disc device
CN1700751A (en) * 2004-05-19 2005-11-23 乐金电子(沈阳)有限公司 Picture in picture processing apparatus and method for image display device
KR20050122808A (en) * 2004-06-25 2005-12-29 주식회사 대우일렉트로닉스 Apparatus for adjusting size and zoom of sub image in television and method thereof

Also Published As

Publication number Publication date
CN1878261A (en) 2006-12-13

Similar Documents

Publication Publication Date Title
US20060062490A1 (en) Apparatus and method of transforming multidimensional video format
US6670996B2 (en) Apparatus and method for display of progressive and interland video content
CN100583962C (en) Image output apparatus and method using numbers of chroma key color
US20140064637A1 (en) System for processing a digital image using two or more defined regions
CN1327707C (en) Method of processing subtitle stream, reproducing apparatus and information storage medium thereof
US7554608B2 (en) Video composition circuit for performing vertical filtering to α-blended video data and successively input video data
KR20060071835A (en) Lcd blur reduction through frame rate control
TWI245560B (en) Video data processing method and apparatus capable of saving bandwidth
US20080018793A1 (en) Method of providing a horizontal active signal and method of performing a pip function in a digital television
CN100440951C (en) PIP processing device and its processing method
US8149334B2 (en) PIP processing apparatus and method thereof
US20080012868A1 (en) Multimedia Playback System, Multimedia Data Reproduction Apparatus, and Method Thereof
US20060269227A1 (en) Subpicture display device utilizing micro-processor created subpicture address table and related method
US11722635B2 (en) Processing device, electronic device, and method of outputting video
CN104639846B (en) image switching system, image switching device and image switching method
CN101093644A (en) LCD control circuit and method for picture in picture function supported under multiple output formats
US7389004B2 (en) Image processing apparatus
US7848615B2 (en) Medium for storing subtitle data structure of an audio/ video program and method for displaying the same
KR100354529B1 (en) Multi-channel display system
US20090092376A1 (en) Video reproduction apparatus
JP2001136412A (en) Gamma correction circuit for a plurality of video display devices
JPH0720823A (en) Method and device for displaying video signal
US8483428B1 (en) Apparatus for processing a digital image
CN100585474C (en) Liquid crystal panel, driving method for liquid crystal panel
JP2005091871A (en) Image data compression method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant