CN100412834C - 数据传输系统和数据传输方法 - Google Patents
数据传输系统和数据传输方法 Download PDFInfo
- Publication number
- CN100412834C CN100412834C CNB2005100806127A CN200510080612A CN100412834C CN 100412834 C CN100412834 C CN 100412834C CN B2005100806127 A CNB2005100806127 A CN B2005100806127A CN 200510080612 A CN200510080612 A CN 200510080612A CN 100412834 C CN100412834 C CN 100412834C
- Authority
- CN
- China
- Prior art keywords
- data transmission
- data
- circuit
- storer
- volume
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 8
- 238000012546 transfer Methods 0.000 title abstract description 16
- 230000005540 biological transmission Effects 0.000 claims description 102
- 230000003139 buffering effect Effects 0.000 claims description 15
- 238000009434 installation Methods 0.000 claims description 6
- 230000009849 deactivation Effects 0.000 description 15
- 230000004913 activation Effects 0.000 description 11
- 230000006870 function Effects 0.000 description 10
- 230000008859 change Effects 0.000 description 7
- 230000000052 comparative effect Effects 0.000 description 7
- 230000003213 activating effect Effects 0.000 description 6
- 230000004044 response Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000002159 abnormal effect Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000033772 system development Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005039749A JP4408263B2 (ja) | 2005-02-16 | 2005-02-16 | データ転送システムおよびデータ転送方法 |
JP039749/2005 | 2005-02-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1821985A CN1821985A (zh) | 2006-08-23 |
CN100412834C true CN100412834C (zh) | 2008-08-20 |
Family
ID=36914168
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005100806127A Expired - Fee Related CN100412834C (zh) | 2005-02-16 | 2005-07-04 | 数据传输系统和数据传输方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20060190640A1 (zh) |
JP (1) | JP4408263B2 (zh) |
CN (1) | CN100412834C (zh) |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070050549A1 (en) * | 2005-08-31 | 2007-03-01 | Verdun Gary J | Method and system for managing cacheability of data blocks to improve processor power management |
US20080030903A1 (en) * | 2006-08-03 | 2008-02-07 | Sae Magnetics (H.K.) Ltd. | Suspension having stress absorbing structure, head gimbal assembly and disk drive unit with the same |
US8325633B2 (en) * | 2007-04-26 | 2012-12-04 | International Business Machines Corporation | Remote direct memory access |
US8037213B2 (en) * | 2007-05-30 | 2011-10-11 | International Business Machines Corporation | Replenishing data descriptors in a DMA injection FIFO buffer |
US8478834B2 (en) | 2007-07-12 | 2013-07-02 | International Business Machines Corporation | Low latency, high bandwidth data communications between compute nodes in a parallel computer |
US8018951B2 (en) * | 2007-07-12 | 2011-09-13 | International Business Machines Corporation | Pacing a data transfer operation between compute nodes on a parallel computer |
US8959172B2 (en) | 2007-07-27 | 2015-02-17 | International Business Machines Corporation | Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer |
US20090031001A1 (en) * | 2007-07-27 | 2009-01-29 | Archer Charles J | Repeating Direct Memory Access Data Transfer Operations for Compute Nodes in a Parallel Computer |
US9225545B2 (en) * | 2008-04-01 | 2015-12-29 | International Business Machines Corporation | Determining a path for network traffic between nodes in a parallel computer |
US9009350B2 (en) * | 2008-04-01 | 2015-04-14 | International Business Machines Corporation | Determining a path for network traffic between nodes in a parallel computer |
US8544026B2 (en) | 2010-02-09 | 2013-09-24 | International Business Machines Corporation | Processing data communications messages with input/output control blocks |
US8949453B2 (en) | 2010-11-30 | 2015-02-03 | International Business Machines Corporation | Data communications in a parallel active messaging interface of a parallel computer |
US8949328B2 (en) | 2011-07-13 | 2015-02-03 | International Business Machines Corporation | Performing collective operations in a distributed processing system |
US8930962B2 (en) | 2012-02-22 | 2015-01-06 | International Business Machines Corporation | Processing unexpected messages at a compute node of a parallel computer |
US20140082307A1 (en) * | 2012-09-17 | 2014-03-20 | Mobileye Technologies Limited | System and method to arbitrate access to memory |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6192428B1 (en) * | 1998-02-13 | 2001-02-20 | Intel Corporation | Method/apparatus for dynamically changing FIFO draining priority through asynchronous or isochronous DMA engines in response to packet type and predetermined high watermark being reached |
JP2001184301A (ja) * | 1999-12-27 | 2001-07-06 | Seiko Instruments Inc | 画像データ転送方法ならびに装置 |
US6449702B1 (en) * | 1999-12-30 | 2002-09-10 | Intel Corporation | Memory bandwidth utilization through multiple priority request policy for isochronous data streams |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002165068A (ja) * | 2000-11-24 | 2002-06-07 | Fuji Photo Film Co Ltd | 画像データ転送システム |
US20050268020A1 (en) * | 2004-05-27 | 2005-12-01 | James David B | Data transfer system with bus |
-
2005
- 2005-02-16 JP JP2005039749A patent/JP4408263B2/ja not_active Expired - Fee Related
- 2005-06-29 US US11/168,348 patent/US20060190640A1/en not_active Abandoned
- 2005-07-04 CN CNB2005100806127A patent/CN100412834C/zh not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6192428B1 (en) * | 1998-02-13 | 2001-02-20 | Intel Corporation | Method/apparatus for dynamically changing FIFO draining priority through asynchronous or isochronous DMA engines in response to packet type and predetermined high watermark being reached |
JP2001184301A (ja) * | 1999-12-27 | 2001-07-06 | Seiko Instruments Inc | 画像データ転送方法ならびに装置 |
US6449702B1 (en) * | 1999-12-30 | 2002-09-10 | Intel Corporation | Memory bandwidth utilization through multiple priority request policy for isochronous data streams |
Also Published As
Publication number | Publication date |
---|---|
CN1821985A (zh) | 2006-08-23 |
JP2006227836A (ja) | 2006-08-31 |
US20060190640A1 (en) | 2006-08-24 |
JP4408263B2 (ja) | 2010-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100412834C (zh) | 数据传输系统和数据传输方法 | |
US7478189B2 (en) | Deadlock avoidance in a bus fabric | |
US8601192B2 (en) | Arbitration device, arbitration system, arbitration method, semiconductor integrated circuit, and image processing device | |
US20060165109A1 (en) | Data communication device | |
JP2008046997A (ja) | 調停回路、クロスバ、リクエスト選択方法、及び情報処理装置 | |
CN102646446A (zh) | 硬件动态高速缓存电源管理 | |
US6079024A (en) | Bus interface unit having selectively enabled buffers | |
US20050033875A1 (en) | System and method for selectively affecting data flow to or from a memory device | |
US7822906B2 (en) | Data flush methods | |
KR20080105390A (ko) | 플래시 메모리에 사용되는 명령어들을 제어하는 방법 및장치 | |
US7680992B1 (en) | Read-modify-write memory with low latency for critical requests | |
US20010047439A1 (en) | Efficient implementation of first-in-first-out memories for multi-processor systems | |
US20060179172A1 (en) | Method and system for reducing power consumption of a direct memory access controller | |
JP4576391B2 (ja) | 不揮発性記憶ステージを備えたfifoメモリ装置 | |
JP2006268753A (ja) | Dma回路及びコンピュータシステム | |
JP4693843B2 (ja) | メモリ制御装置及びメモリ制御方法 | |
EP2798468A1 (en) | Accessing configuration and status registers for a configuration space | |
JP2009059276A (ja) | 情報処理装置およびプログラム | |
JP2007249667A (ja) | データ転送装置およびデータ転送システム | |
US20060101173A1 (en) | Pin sharing system | |
JPS61269751A (ja) | 独立のプログラム・メモリ・ユニツト及びデ−タ・メモリ・ユニツトを有するデ−タ処理システムにおける補助デ−タ・メモリ・ユニツトを使用する装置及び方法 | |
KR100283187B1 (ko) | 공통 메모리를 사용하는 시스템에서 공통 메모리 억세스장치 및 방법 | |
JPH1091569A (ja) | Dma転送制御装置、及びキャプチャボード又はキャプチャカード、並びに情報処理装置 | |
KR100557561B1 (ko) | Fifo 저장 장치 | |
JP2022052240A (ja) | ストレージ装置及びストレージ制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081031 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20081031 Address after: Tokyo, Japan, Japan Patentee after: Fujitsu Microelectronics Ltd. Address before: Kanagawa Patentee before: Fujitsu Ltd. |
|
C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTORS CO., LTD Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
CP03 | Change of name, title or address |
Address after: Kanagawa Patentee after: Fujitsu Semiconductor Co., Ltd. Address before: Tokyo, Japan, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150515 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150515 Address after: Kanagawa Patentee after: Co., Ltd. Suo Si future Address before: Kanagawa Patentee before: Fujitsu Semiconductor Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080820 Termination date: 20200704 |