CN100409068C - LCD and its drive method - Google Patents
LCD and its drive method Download PDFInfo
- Publication number
- CN100409068C CN100409068C CNB2005100634794A CN200510063479A CN100409068C CN 100409068 C CN100409068 C CN 100409068C CN B2005100634794 A CNB2005100634794 A CN B2005100634794A CN 200510063479 A CN200510063479 A CN 200510063479A CN 100409068 C CN100409068 C CN 100409068C
- Authority
- CN
- China
- Prior art keywords
- signal
- mentioned
- gate driving
- circuit
- output drive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The present invention relates to an LCD and a drive method thereof. The drive method comprises the following steps: firstly, two of grid drive lines controlled by different grid integrated circuits are conducted; secondly, a first output drive signal and a second output drive signal are received, and a scanning signal is output from one of the two conducted grid drive lines based on the first output drive signal and the second output drive signal; finally, a latch signal is received, and two adjacent source drive lines are short-circuited within the high level period of the latch signal.
Description
Technical field
The present invention relates to a kind of Liquid Crystal Display And Method For Driving, and be particularly related to a kind of black signal of needn't exporting, can reach the Liquid Crystal Display And Method For Driving of the purpose of picture black frame insertion to the viewing area.
Background technology
Early stage Thin Film Transistor-LCD (Thin Film Transistor LiquidCrystal Display, abbreviation TFT-LCD) main range of application is at notebook computer (notebook, be called for short NB) or the screen of personal computer, so its signal of video signal mostly is tableaux greatly.But in recent years, because the research and development of each tame LCD manufacturer, lcd technology is being applied on large-sized TFT-LCD gradually also, and signal of video signal also from before static state to become be the signal of video signal of dynamic menu.Yet present TFT-LCD is the demonstration of adopting maintenance pattern (hold-type), and promptly before next data did not write pixel, this pixel promptly kept showing these data at present.Therefore, such maintenance pattern (its voltage and time relation are as shown in Figure 4) can cause the smear phenomenon of dynamic menu on dynamic menu the time.
Please refer to Fig. 5, is the circuit block diagram of the known a kind of LCD of expression.Known LCD 500 comprises source electrode drive circuit 502, first grid integrated circuit 504, second grid integrated circuit 506, the 3rd grid integrated circuits 508 and viewing area 510.Wherein, viewing area 510 is made up of gate driving line G1～768 and a plurality of pixel region that source drive line CH1～CH3072 is constituted.
In technique known, first grid integrated circuit 504, second grid integrated circuit 506, the 3rd grid integrated circuits 508 all receive output drive signal, and this output drive signal comprises first output drive signal, second output drive signal, the 3rd output drive signal.This first output drive signal control first grid integrated circuit 504, second output drive signal control second grid integrated circuit 506, the 3rd output drive signal are controlled the 3rd grid integrated circuits 508.
Please merge with reference to Fig. 5 and Fig. 6, in technique known, after gate driving line G1 is switched on, when first output drive signal is high level, the output scanning signal is not to gate driving line G1, when first output drive signal is low level, and gate driving line G1 output scanning signal.After gate driving line G2 is switched on, then when first output drive signal is low level, just be able to the output scanning signal to gate driving line G2.After gate driving line G3 is switched on, then when first output drive signal is low level, just be able to the output scanning signal to gate driving line G3.
Comprehensively the above can make picture produce the smear phenomenon because of liquid crystal display speed the ocular vision too slow or user persists in present LCD.
Summary of the invention
The driving method that the purpose of this invention is to provide a kind of LCD, it can make not that the voltage of the gate driving line that is switched on of output scanning signal approaches common electric voltage.
Another object of the present invention provides a kind of LCD, and it utilizes electric charge to share circuit, under the situation of not exporting black signal, reaches the purpose of picture black frame insertion.
The present invention proposes a kind of driving method of LCD, and this LCD comprises many gate driving lines, many source drive lines, gate driver circuit and source electrode drive circuits, and gate driver circuit comprises a plurality of grid integrated circuits.This driving method comprises wherein two that are controlled by different grid integrated circuits in these gate driving lines of at first conducting.Secondly, receive first output drive signal and second output drive signal, and according to described first output drive signal and second output drive signal, determine that whether the output scanning signal is to wherein one of two gate driving lines that are switched on.Then, receive latch signal, and in the high level period of latch signal the time, with two adjacent source drive line short circuits.
Described according to preferred embodiment of the present invention, above-mentioned driving method is when the high level period of latch signal, with two adjacent source drive line short circuits.
Described according to preferred embodiment of the present invention, the voltage of the gate driving line of output scanning signal will not equal public (common) voltage.
The present invention also proposes a kind of LCD, and this LCD comprises many gate driving lines, gate driver circuit, many source drive lines and source electrode drive circuit.Above-mentioned gate driver circuit is coupled to these gate driving lines, this gate driver circuit comprises a plurality of grid integrated circuits, these integrated circuit receive a plurality of output drive signals, and determine output scanning signal whether to wherein one by two gate driving lines that are switched on of different grid integrated circuits controls according to described output drive signal.Above-mentioned source electrode drive circuit is coupled to these source drive lines, and this source electrode drive circuit comprises that a plurality of electric charges share circuit, and these electric charges are shared circuit, and whether decision is electrically connected adjacent source drive line according to latch signal.Wherein, these electric charges are shared circuit and are received latch signal, and in the high level period of latch signal, with two adjacent source drive line short circuits.
Described according to preferred embodiment of the present invention, when latch signal was low-level period, these electric charges were shared circuit and then two adjacent source drive lines are opened circuit.
The present invention shares circuit because of adopting electric charge, therefore needn't export black signal to the viewing area, can making not, the voltage of the gate driving line that is switched on of output scanning (deceiving) signal approaches common electric voltage, and reach the purpose of picture black frame insertion, and most of duration of charging can keep to normal signal uses, and does not produce so also do not have the phenomenon of undercharge.
For above and other objects of the present invention, feature and advantage can be become apparent, preferred embodiment cited below particularly, and conjunction with figs. are described in detail below.
Description of drawings
Figure 1A is the circuit block diagram according to a kind of LCD of a preferred embodiment of the present invention.
Figure 1B is the flow chart of steps according to the driving method of a kind of LCD of a preferred embodiment of the present invention.
Fig. 2 is the internal circuit block diagram according to a kind of source electrode drive circuit of a preferred embodiment of the present invention.
Fig. 3 is the signal waveform synoptic diagram according to a kind of LCD of a preferred embodiment of the present invention.
Fig. 4 is the waveform synoptic diagram of the maintenance pattern of known a kind of LCD.
Fig. 5 is the circuit block diagram of known a kind of LCD.
Fig. 6 is the signal waveform synoptic diagram of known a kind of LCD.
The main element description of symbols
100,500: LCD
102,502: source electrode drive circuit
104: gate driver circuit
106,504: the first grid integrated circuit
108,506: the second grid integrated circuit
110,508: the three grid integrated circuits
112,510: the viewing area
114,210: electric charge is shared circuit
116: time schedule controller
202,204: digital analog converter
206,208: operational amplifier
212,214: resistance
CH1, CH2, CH3, CH3072: source drive line
G1, G256, G257,6512, G513,6768: gate driving line
S102～s108: each steps flow chart
Embodiment
Please refer to Figure 1A, its expression is according to the circuit block diagram of a kind of LCD of a preferred embodiment of the present invention.This LCD comprises source electrode drive circuit 102, gate driver circuit 104, viewing area 112.Wherein, viewing area 112 is made up of a plurality of pixel region that gate driving line G1～G768 and source drive line CH1～CH3072 are constituted.Because be the example explanation in the present embodiment with XGA, so the gate driving line has 768, and the source drive line has 3072, when practical application, certainly ought be not as limit.
In the present embodiment, gate driver circuit 104 comprises first grid integrated circuit 106, second grid integrated circuit 108, the 3rd grid integrated circuits 110, and receive first output drive signal, second output drive signal, the 3rd output drive signal that time schedule controller (T-CON) 116 transmits, and first grid integrated circuit 106 control grid drive wire G1～G256, second grid integrated circuit 108 control grid drive wire G257～G512, the 3rd grid integrated circuits 110 control grid drive wire G513～G768.
Source electrode drive circuit 102 control source electrode drive wire CH1～CH3072, and source electrode drive circuit 102 also is provided with shared (charge sharing) circuit of electric charge between two adjacent source drive lines.
Please follow with reference to Fig. 2 the internal circuit of its expression source electrode drive circuit 102.In Fig. 2, source electrode drive circuit 102 comprises digital analog converter 202 and 204, operational amplifier 206 and 208, the shared circuit 210 of electric charge and resistance 212 and 214.
Digital analog converter 202 receives positive character used in proper names and in rendering some foreign names agate signal and data-signal, after digital-to-analogue conversion, exports the result to operational amplifier 206.Similarly, digital analog converter 204 receives negative character used in proper names and in rendering some foreign names agate signal and data-signal, after digital-to-analogue conversion, exports the result to operational amplifier 208.
Electric charge is shared circuit 210 1 ends for receiving latch signal, two ends then are connected with operational amplifier 208 with operational amplifier 206 respectively in addition, and resistance 212 is coupled to the output terminal of source drive line and operational amplifier 206, and resistance 214 is coupled to the output terminal of source drive line and operational amplifier 208.Wherein, electric charge is shared circuit 210 whether decision is electrically connected the source drive line that resistance 212 and resistance 214 are coupled according to latch signal.
In preferred embodiment of the present invention, it can for example be to comprise MOS transistor that electric charge is shared circuit 210, but not as limit.
In the present embodiment, the present invention is any two gate driving lines on the different grid integrated circuits of interior at one time conducting simultaneously.For example, when gate driving line that is switched on wherein is that the gate driving line that another is switched on can be the wherein gate driving line that is coupled to second grid integrated circuit 108 or the 3rd grid integrated circuits 110 when being coupled to first grid integrated circuit 106.
Please merge with reference to Figure 1A and 1B, for convenience of description, be that example explains with gate driving line G1 and G257 in the present embodiment, and in fact from ought be not as limit.
In the present embodiment, at first at one time in, conducting two gate driving lines G1 and G257, and utilize first output drive signal and second output drive signal to control first grid integrated circuit 106 and second grid integrated circuit 108 (s102) respectively.Because first output drive signal just can make first grid integrated circuit 106 output scanning signals when being positioned at low level, and second output drive signal just can make second grid integrated circuit 108 output scanning signals when being positioned at low level.Therefore, shown in the gate driving line G1 of Fig. 3 and the part of the oblique line among the G257, when first output drive signal when being anti-phase with second output drive signal, bar ability output scanning signal (s104) one of among gate driving line G1 and the G257.
Then, utilize latch signal when rising edge, can latch the polarity of POL (the polarity inversion signal) signal in the LCD, in the width of latch signal (as the oblique line part of the G257 of Fig. 3), with CH1 and CH2, CH3 and CH4, CH5 and CH6...CH3071 and CH3072 (s106) short circuit.Therefore, can make the positive and negative charge neutrality of whole piece gate driving line G257, and voltage also will approach common electric voltage V
COM
Then, in latch signal during (as the oblique line part of the G1 of Fig. 3) at falling edge, CH1 and CH2, CH3 and CH4, CH5 are opened circuit with CH6...CH3071 and CH3072, and make source drive line CH1 to CH3072 send data (s108), action is so in regular turn gone down, and solves the phenomenon of dynamic smear with the technology of pulse mode (impulse type) picture black frame insertion of emulation CRT monitor.
In sum, in Liquid Crystal Display And Method For Driving of the present invention, the voltage of the gate driving line that is switched on of output scanning (deceiving) signal approaches common electric voltage because of utilizing the shared circuit of electric charge can make not, therefore needn't export black signal just can reach picture black frame insertion to the viewing area purpose, and most of duration of charging can keep to normal signal uses, and does not produce so also do not have the phenomenon of undercharge.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; any person of ordinary skill in the field; without departing from the spirit and scope of the present invention; can do a little change and improvement, so protection scope of the present invention is as the criterion when looking the scope that claim defines.
Claims (13)
1. the driving method of a LCD, and this LCD comprises many gate driving lines, many source drive lines, gate driver circuit and source electrode drive circuits, this gate driver circuit comprises a plurality of grid integrated circuits, it is characterized in that this driving method comprises:
In the above-mentioned gate driving line of conducting by wherein two of different grid integrated circuits control;
Receive first output drive signal and second output drive signal, and determine that according to described first output drive signal and second output drive signal whether the output scanning signal is to wherein one of two gate driving lines that are switched on; And
Receive latch signal, and in the high level period of this latch signal the time, with two adjacent source drive line short circuits.
2. the driving method of LCD according to claim 1, the voltage that it is characterized in that not exporting the gate driving line of said scanning signals will equal common electric voltage.
3. the driving method of LCD according to claim 1 when it is characterized in that above-mentioned first output drive signal is low level, is just exported said scanning signals to the gate driving line that is switched on.
4. the driving method of LCD according to claim 1 when it is characterized in that above-mentioned second output drive signal is low level, is just exported said scanning signals to the gate driving line that is switched on.
5. the driving method of LCD according to claim 1 when it is characterized in that above-mentioned first output drive signal is high level, is not exported said scanning signals to the gate driving line that is switched on.
6. the driving method of LCD according to claim 1 when it is characterized in that above-mentioned second output drive signal is high level, is not exported said scanning signals to the gate driving line that is switched on.
7. LCD is characterized in that comprising:
Many gate driving lines;
Gate driver circuit, be coupled to above-mentioned gate driving line, this gate driver circuit comprises a plurality of grid integrated circuits, said integrated circuit receives a plurality of output drive signals, and determines output scanning signal whether to wherein one by two gate driving lines that are switched on of different grid integrated circuits controls according to described output drive signal;
Many source drive lines; And
Source electrode drive circuit is coupled to above-mentioned source drive line, and this source electrode drive circuit comprises that a plurality of electric charges share circuit, and above-mentioned electric charge is shared circuit, and whether decision is electrically connected adjacent source drive line according to latch signal;
Wherein, when the shared circuit of above-mentioned electric charge receives above-mentioned latch signal, then when the high level period of this latch signal, with two adjacent source drive line short circuits.
8. LCD according to claim 7, when it is characterized in that above-mentioned latch signal is low-level period, above-mentioned electric charge is shared circuit and then two adjacent source drive lines is opened circuit.
9. LCD according to claim 7, wherein the shared circuit of each above-mentioned electric charge comprises transistor.
10. LCD according to claim 7 is characterized in that when above-mentioned output drive signal is low level, just exports said scanning signals to the gate driving line that is switched on.
11. LCD according to claim 7 is characterized in that when above-mentioned output drive signal is high level, does not export said scanning signals to the gate driving line that is switched on.
12. LCD according to claim 11, the voltage that it is characterized in that not exporting the gate driving line of said scanning signals will equal common electric voltage.
13. LCD according to claim 7 is characterized in that also comprising time schedule controller, this time schedule controller is coupled to above-mentioned gate driver circuit, and exports above-mentioned output drive signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100634794A CN100409068C (en) | 2005-04-11 | 2005-04-11 | LCD and its drive method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100634794A CN100409068C (en) | 2005-04-11 | 2005-04-11 | LCD and its drive method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1847932A CN1847932A (en) | 2006-10-18 |
| CN100409068C true CN100409068C (en) | 2008-08-06 |
Family
ID=37077548
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100634794A Expired - Fee Related CN100409068C (en) | 2005-04-11 | 2005-04-11 | LCD and its drive method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100409068C (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106652954B (en) * | 2017-01-03 | 2019-01-01 | 京东方科技集团股份有限公司 | Data drive circuit, its driving method, source driving chip and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4893278A (en) * | 1986-06-13 | 1990-01-09 | Hitachi, Ltd. | Semiconductor memory device including precharge/equalization circuitry for the complementary data lines |
| CN1196547A (en) * | 1997-04-14 | 1998-10-21 | 卡西欧计算机株式会社 | Display device with destaticizing element |
| CN1372241A (en) * | 2001-02-26 | 2002-10-02 | 三星电子株式会社 | LCD and driving method thereof |
| US20050001800A1 (en) * | 2000-08-30 | 2005-01-06 | Lg. Philips Lcd Co., Ltd. | Liquid crystal display device and method for driving the same |
| US6864940B2 (en) * | 2000-01-18 | 2005-03-08 | Sharp Kabushiki Kaisha | Liquid crystal display apparatus and method of manufacturing the same via short-circuited bus lines |
-
2005
- 2005-04-11 CN CNB2005100634794A patent/CN100409068C/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4893278A (en) * | 1986-06-13 | 1990-01-09 | Hitachi, Ltd. | Semiconductor memory device including precharge/equalization circuitry for the complementary data lines |
| CN1196547A (en) * | 1997-04-14 | 1998-10-21 | 卡西欧计算机株式会社 | Display device with destaticizing element |
| US6864940B2 (en) * | 2000-01-18 | 2005-03-08 | Sharp Kabushiki Kaisha | Liquid crystal display apparatus and method of manufacturing the same via short-circuited bus lines |
| US20050001800A1 (en) * | 2000-08-30 | 2005-01-06 | Lg. Philips Lcd Co., Ltd. | Liquid crystal display device and method for driving the same |
| CN1372241A (en) * | 2001-02-26 | 2002-10-02 | 三星电子株式会社 | LCD and driving method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1847932A (en) | 2006-10-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7508370B2 (en) | Liquid-crystal display device and method of driving liquid-crystal display device | |
| CN101233556B (en) | Display device, its drive circuit, and drive method | |
| JP4271414B2 (en) | Image display device and display driving method | |
| US7471275B2 (en) | Liquid crystal display device and driving method of the same | |
| JP3322327B2 (en) | Drive circuit | |
| US20040196278A1 (en) | Liquid crystal display device, method thereof, and mobile terminal | |
| US20030006997A1 (en) | Image display device | |
| US8223137B2 (en) | Liquid crystal display device and method for driving the same | |
| WO2009005239A2 (en) | Voltage amplifier and driving device of display device using the voltage amplifier | |
| KR20040105549A (en) | Liquid crystal display device, drive method thereof, and mobile terminal | |
| CN108319049B (en) | Liquid crystal display and driving method thereof | |
| JP4984391B2 (en) | Display drive device, display device, and drive control method thereof | |
| KR100509986B1 (en) | Image display device and display driving method | |
| CN107516500A (en) | The driving method and drive device of GOA circuits | |
| US7215308B2 (en) | Display drive method, display element, and display | |
| US20120200549A1 (en) | Display Device And Drive Method For Display Device | |
| JPWO2014050719A1 (en) | Liquid crystal display | |
| CN100409068C (en) | LCD and its drive method | |
| JPH11296143A (en) | Analog buffer and display device | |
| JP4759906B2 (en) | Liquid crystal display device, control method thereof, and portable terminal | |
| KR101186018B1 (en) | LCD and drive method thereof | |
| CN108154854B (en) | Panel display device and data reverse compensation method thereof | |
| KR101117983B1 (en) | A liquid crystal display device and a method for driving the same | |
| US20040246214A1 (en) | Liquid crystal display and sampling circuit therefor | |
| KR101296423B1 (en) | LCD and drive method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Assignee: CPT Display Technology Shenzhen Ltd. Assignor: Chunghwa Picture Tubes Ltd. Contract fulfillment period: 2008.9.18 to 2013.9.18 Contract record no.: 2008990000658 Denomination of invention: Liquid crystal display device and driving method thereof Granted publication date: 20080806 License type: Exclusive license Record date: 20081010 |
|
| LIC | Patent licence contract for exploitation submitted for record |
Free format text: EXCLUSIVE LICENSE; TIME LIMIT OF IMPLEMENTING CONTACT: 2008.9.18 TO 2013.9.18; CHANGE OF CONTRACT Name of requester: SHENZHEN HUAYING DISPLAY TECHNOLOGY CO., LTD. Effective date: 20081010 |
|
| EC01 | Cancellation of recordation of patent licensing contract |
Assignee: CPT Display Technology Shenzhen Ltd. Assignor: Chunghwa Picture Tubes Ltd. Contract record no.: 2008990000658 Date of cancellation: 20130802 |
|
| LICC | Enforcement, change and cancellation of record of contracts on the licence for exploitation of a patent or utility model | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080806 Termination date: 20200411 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |