CN100399531C - Silicon chip in special construction, its use, and preparation method - Google Patents

Silicon chip in special construction, its use, and preparation method Download PDF

Info

Publication number
CN100399531C
CN100399531C CNB2005101100084A CN200510110008A CN100399531C CN 100399531 C CN100399531 C CN 100399531C CN B2005101100084 A CNB2005101100084 A CN B2005101100084A CN 200510110008 A CN200510110008 A CN 200510110008A CN 100399531 C CN100399531 C CN 100399531C
Authority
CN
China
Prior art keywords
film
silicon
silicon chip
silicon wafer
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005101100084A
Other languages
Chinese (zh)
Other versions
CN1959949A (en
Inventor
徐开勤
陈春晖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CNB2005101100084A priority Critical patent/CN100399531C/en
Publication of CN1959949A publication Critical patent/CN1959949A/en
Application granted granted Critical
Publication of CN100399531C publication Critical patent/CN100399531C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

Besides silicon substrate, the disclosed silicon wafer with special construction possesses structure of two film layers: oxide film and silicon nitride. OX film structure is placed between silicon substrate and silicon nitride. The silicon wafer can be applicable to piece of block and control i.e. as filling piece, and silicon wafer for monitoring manufacturing process in technique of monitoring fabrication of semiconductor. Method for preparing silicon wafer includes steps: first, using furnace tube or chemical vapor deposition (CVD) method develops structure of OX film on silicon base plate, and thickness of film is 50-500 A; then using furnace tube or CVD method develops structure of silicon nitride film, and thickness of film is 500-3000 A. in the invention, silicon wafer is not influenced by environment easily so as to prolong service life of piece of block and control, and guarantee precision of measuring grains, and monitoring procedure. Cost of production is also reduced.

Description

A kind of silicon chip of special construction
Technical field
The present invention relates to a kind of silicon chip, its Use and preparation method, relate in particular to silicon chip of a kind of special construction and preparation method thereof, it can use as retaining control sheet in semiconductor fabrication.
Background technology
Retaining control sheet all is to use mating plate usually in the monitoring process of semiconductor manufacturing at present, if service time, mating plate of a specified duration surface was just contaminated easily, causes the error of particle inspection; On the other hand, after mating plate used, the surface can little by little form a lot of little defectives, can cause a lot of interference for the monitoring of 0.20um and following defective, also can cause the very mistake of measurement.And at present for 0.13/0.09um technology, the following defective of 0.20um is vital.To this problem, solution now is a predicament always, otherwise with shorten in useful life of mating plate get in return measurement accurately, or sacrifice the accuracy of measuring and the useful life of keeping mating plate; And the former can significantly increase cost, and the latter can impact the accuracy of production control.
Summary of the invention
The technical problem to be solved in the present invention provides a kind ofly can make silicon chip that monitoring process uses as retaining control sheet and preparation method thereof at semiconductor, and this silicon chip has special construction, can guarantee to reduce production costs the accuracy measured.
For solving the problems of the technologies described above, the silicon chip of special construction of the present invention is except that having silicon substrate, also on silicon substrate, has oxide-film (Oxidation, OX) and silicon nitride (SiN) two-layer film configuration, wherein the OX membrane structure places between silicon substrate and the silicon nitride, the thickness of oxide-film be 200 dusts to 500 dusts, the thickness of silicon nitride film is that 500 dusts are to 1000 dusts, this silicon chip can be applicable to semiconductor and makes conduct retaining control sheet in the monitoring process, promptly is used as the silicon chip of filler piece and processing procedure monitoring.
Compared with prior art, silicon chip among the present invention is owing to adopt the Si-OX-SiN three-decker, and the big hardness of SiN film, be not vulnerable to the influence of environment and produce a lot of pollutions and interference, can prolong the accuracy that retaining is controlled the useful life of sheet and guaranteed particle sizing, and finally improve the accuracy that semiconductor is made monitoring process, reduce production costs.
Description of drawings
Fig. 1 is silicon chip of the present invention and the comparison schematic diagram that is used as the silicon chip of mating plate usually;
Fig. 2 is a silicon chip preparation method's of the present invention schematic diagram.
Embodiment
The present invention is further detailed explanation below in conjunction with accompanying drawing.
As shown in Figure 1, be the silicon chip of special construction of the present invention and the comparison schematic diagram that is used as the silicon chip of mating plate usually.The common silicon chip as mating plate only has the silicon substrate single layer structure, and silicon chip of the present invention also has OX and silicon nitride two-layer film configuration on silicon substrate, and wherein the OX membrane structure places between silicon substrate and the silicon nitride.
As shown in Figure 2, be silicon chip preparation method's of the present invention schematic diagram, comprise two steps: one, on silicon substrate, at first adopt boiler tube or chemical vapour deposition technique (as plasma enhanced chemical vapor deposition, PE-CVD) growth OX; Two, on the OX film that step 1 generates with boiler tube or chemical vapour deposition technique, growth SiN.According to the test gained, growth OX thickness can be from 50 dusts to 500 dusts in the step 1; Growth SiN thickness can be from the 500-3000 dust in the step 2.Need point out the generation method of concrete OX and SiN in addition, should produce, advise using boiler tube production by the optimum embodiment of the present invention according to actual production capacity; The thickness of OX and SiN also should advise that by the optimum embodiment of the present invention the OX thickness is 200 dusts according to actual production capacity flexible simultaneously, and the SiN thickness can be from the 500-1000 dust.
Above-mentioned silicon chip can be made monitoring process at semiconductor and use as retaining control sheet, promptly make the silicon chip of general filler piece (dummy) and processing procedure monitoring (monitor), comprise particle inspection, rate of film build, etch rate, corrosion rate, film forming thickness, photoresist and BARC thickness etc.
In sum, the present invention can 1, reduce cost: compare usually as the silicon chip of mating plate, silicon chip of the present invention is owing to have harder SiN membrane structure, be not easy to be subjected to the damage of foreign particle and the erosion of general solution, even some pollutions are arranged, also can remove, and have any influence hardly by scouring.Therefore, thus the retaining control sheet of this structure can use for a long time and significantly reduces cost.2, improve the accuracy of particle detection: the SiN film of silicon chip of the present invention is not vulnerable to the influence of environment and forms small defective, therefore greatly reduces the interference to particle detection of blemish, has improved the accuracy of particle detection.

Claims (1)

1. the silicon chip of a special construction has silicon substrate, it is characterized in that, has oxide-film and silicon nitride two-layer film configuration on described silicon substrate, and wherein said oxide-film structure places between silicon substrate and the silicon nitride, and described thickness of oxidation film is that 200 dusts are between 500 dusts; The silicon nitride thickness be 500 dusts between 1000 dusts, the silicon chip of described special construction is applied to semiconductor and makes in the monitoring process as retaining control sheet, promptly as the silicon chip of filler piece and processing procedure monitoring.
CNB2005101100084A 2005-11-03 2005-11-03 Silicon chip in special construction, its use, and preparation method Expired - Fee Related CN100399531C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005101100084A CN100399531C (en) 2005-11-03 2005-11-03 Silicon chip in special construction, its use, and preparation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005101100084A CN100399531C (en) 2005-11-03 2005-11-03 Silicon chip in special construction, its use, and preparation method

Publications (2)

Publication Number Publication Date
CN1959949A CN1959949A (en) 2007-05-09
CN100399531C true CN100399531C (en) 2008-07-02

Family

ID=38071552

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005101100084A Expired - Fee Related CN100399531C (en) 2005-11-03 2005-11-03 Silicon chip in special construction, its use, and preparation method

Country Status (1)

Country Link
CN (1) CN100399531C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103258758B (en) * 2013-05-07 2015-09-30 上海华力微电子有限公司 The method for supervising of particle and control wafer in thickness measurement platform
CN104934317B (en) * 2014-03-20 2019-04-23 中芯国际集成电路制造(上海)有限公司 A kind of chip grower and method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5911110A (en) * 1997-10-28 1999-06-08 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming shallow trench isolation with dummy pattern in reverse tone mask
US20020076479A1 (en) * 2000-12-18 2002-06-20 United Microelectronics Corp. Method of monitoring chemical vapor deposition conditions
US20040077163A1 (en) * 2002-10-21 2004-04-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method for STI etching using endpoint detection
US20050070104A1 (en) * 2003-09-30 2005-03-31 Tokyo Electron Limited Method and processing system for monitoring status of system components
US20050148191A1 (en) * 2004-01-07 2005-07-07 Norimitsu Shimizu Method of manufacturing semiconductor device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5911110A (en) * 1997-10-28 1999-06-08 Taiwan Semiconductor Manufacturing Co., Ltd. Method of forming shallow trench isolation with dummy pattern in reverse tone mask
US20020076479A1 (en) * 2000-12-18 2002-06-20 United Microelectronics Corp. Method of monitoring chemical vapor deposition conditions
US20040077163A1 (en) * 2002-10-21 2004-04-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method for STI etching using endpoint detection
US20050070104A1 (en) * 2003-09-30 2005-03-31 Tokyo Electron Limited Method and processing system for monitoring status of system components
US20050148191A1 (en) * 2004-01-07 2005-07-07 Norimitsu Shimizu Method of manufacturing semiconductor device

Also Published As

Publication number Publication date
CN1959949A (en) 2007-05-09

Similar Documents

Publication Publication Date Title
JP6001675B2 (en) Mounting member and manufacturing method thereof
US9779202B2 (en) Process-induced asymmetry detection, quantification, and control using patterned wafer geometry measurements
US9298080B2 (en) Mask for performing pattern exposure using reflected light
US7790625B2 (en) Method for manufacturing semiconductor device
CN100399531C (en) Silicon chip in special construction, its use, and preparation method
CN100483663C (en) A method for making CDSEM calibration sample
CN108414120A (en) The preparation method of Si base GaN pressure sensors
CN102110645A (en) Cleaning method used after chemical mechanical polishing
JP2023524766A (en) Apparatus and method for real-time wafer chuck detection
CN103975226A (en) Thermal airflow sensor
JP3769618B2 (en) Vacuum adsorption device
CN101197276A (en) Metal single mosaic structure production method of low-dielectric constant dielectric medium
US7087980B2 (en) Film thickness measuring monitor wafer
CN101620985B (en) Chip edge etching device and related chip planarization method
JP2005074551A (en) Vacuum suction device
CN103258758B (en) The method for supervising of particle and control wafer in thickness measurement platform
CN103187402B (en) The washing time decision method of test structure and forming method thereof, developing technique
US20080318389A1 (en) Method of forming alignment key of semiconductor device
JP2021197421A (en) Substrate processing nozzle
US8769806B2 (en) Method of manufacturing thermal head
JP3933619B2 (en) Method for determining remaining film thickness in polishing process and method for manufacturing semiconductor device
CN108227390B (en) Image quality detection method of photoetching machine
US11823864B1 (en) Embedded high-Z marker material and process for alignment of multilevel ebeam lithography
US20120073123A1 (en) Method of manufacturing thermal head
CN109560002A (en) The monitoring method of silicon wafer warpage degree

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING

Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI

Effective date: 20140108

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI

TR01 Transfer of patent right

Effective date of registration: 20140108

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399

Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation

Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge

Patentee before: Shanghai Huahong NEC Electronics Co., Ltd.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080702

Termination date: 20181103

CF01 Termination of patent right due to non-payment of annual fee