CN100395778C - Drawing system and drawing controlling method - Google Patents
Drawing system and drawing controlling method Download PDFInfo
- Publication number
- CN100395778C CN100395778C CNB2006100592029A CN200610059202A CN100395778C CN 100395778 C CN100395778 C CN 100395778C CN B2006100592029 A CNB2006100592029 A CN B2006100592029A CN 200610059202 A CN200610059202 A CN 200610059202A CN 100395778 C CN100395778 C CN 100395778C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- vertex shader
- vertex
- data
- drafting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Image Generation (AREA)
- Image Processing (AREA)
Abstract
The present invention relates to a drawing system which comprises a first drawing device and a second drawing device, wherein the first drawing device comprises a pruning setting processor and a pixel coloring device, and the pruning and setting processor is used for storing, taking, pruning and processing drawing data. The pixel coloring device is used for carrying out pixel coloring processing of the drawing data after pruning processing. The second drawing device is arranged at the first drawing device in a removable type and does not comprise the pruning and setting processor and the pixel coloring device. The second drawing device comprises a first vertex coloring device which is used for carrying out the coordinate transformation and light processing of vertex data for outputting the drawing data.
Description
Technical field
The present invention is relevant for a kind of plotting unit and drawing control method; Especially refer to a kind of plotting unit and drawing control method of saving cost and enhanced performance.
Background technology
Complexity and the degree of verisimilitude used along with drawing increase, the ability of counter platform (comprise microprocessor speed, Installed System Memory capacity and bandwidth, and multitasking) also lasting progressive.In order to meet modern drawing demands of applications, plotting unit (also being called the drawing accelerator) has become one of integrated package in the modem computer systems.
Figure 1 shows that one uses the synoptic diagram of the known drafting system 10 of an external drawing card.Drafting system 10 comprises a control chip group 14, an Installed System Memory 16 and an external drawing card 18.Draw data is delivered to drafting card 18 from a CPU (central processing unit) 12 by a control chip group 14 and a bus interface 13, bus interface 13 can be Accelerated Graphics Port (Accelerated Graphics Port, AGP) or the peripheral components connecting interface (Peripheral Component Interconnect, PCI).Drafting card 18 comprises one region memory 19, in order to store draw data and drawing command.
Figure 2 shows that drawing processing streamline (graphicprocessing pipeline) flow process of in adding formula drafting card 18, being carried out, it is included among the step S22, receive drawing summit (vertex) data that CPU (central processing unit) 12 transmits by bus interface 13, and vertex data is carried out coordinate conversion and illumination (lighting) processing.Then, in step S24, the drawing vertex data after reception coordinate conversion and the photo-irradiation treatment, and it is pruned (clip) handle.In step S26, the drawing vertex data after the above-mentioned pruning processing is carried out the processing of pixel painted (pixel shading) then, export draw data again to be shown on the indicator screen.
Though known drafting card mostly is to utilize the additional card mode to connect system, but had at present more and more multicomputer be with drafting system integrated (integrated) to motherboard, it utilizes drafting card is embedded in the control chip group in an integrated chip group, region memory then is to be combined in the known system internal memory, this kind integrated memory structure be called unified internal memory structure (unified memory architecture, UMA).Figure 3 shows that one uses the synoptic diagram of the known drafting system 30 of an integrated form (integrated) drawing chip.Drafting system 30 comprises an integrated chip group 33 and an Installed System Memory 36.In drafting system 30, drawing work directly is sent to integrated chip group 33 by a CPU (central processing unit) 12.
Wherein, it is identical with drawing shown in Figure 2 processing streamline that the drawing that integrated form drawing chip 331 in the integrated chip group 33 is carried out is handled, but it should be noted that, in order to reduce the size of integrated form drawing chip 331 employed gating circuits (gate) number with control integrated form drawing chip 331, the processing that vertex shader (vertex shader) in the integrated form drawing chip 331 of integrated chip group 33 is carried out is by CPU (central processing unit) 12 computing draw datas, therefore, its treatment effeciency is generally poorer with hard-wired vertex shader, external drawing card as shown in Figure 1.So in order to accelerate the processing speed of drawing, many consumers can select to add an external drawing card to computing machine in addition.At this moment, the system bios in the computing machine (Basic Input Output System) can make the integrated form drawing chip 331 in the integrated chip group 33 be under an embargo (disabled), disturbs to avoid itself and external drawing card to produce.But under this situation, integrated form drawing chip 331 just has been wasted.Therefore, need a kind of drafting system can the balance performance requirements and cost between problem.
Summary of the invention
According to above-mentioned purpose, the present invention proposes a kind of drafting system, and it comprises a drawing chip, a drafting card and a driver module.The drawing chip comprises prunes and sets processor and pixel coloring device.Prune and set processor access and prune the processing draw data.Pixel coloring device carries out the painted processing of pixel to the draw data of pruning after handling.Drafting card is detachable is arranged at the drawing chip, and does not comprise and prune and set processor and pixel coloring device.Drafting card comprises first vertex shader, in order to vertex data is carried out coordinate conversion and photo-irradiation treatment, to export above-mentioned draw data.The drawing chip also comprises one second vertex shader.When detecting above-mentioned drafting card, described driver module distributes above-mentioned vertex data to above-mentioned first vertex shader and above-mentioned second vertex shader.
In addition, the present invention proposes a kind of drawing control method in addition, in order to control a drafting card and a drawing chip, wherein, above-mentioned drafting card comprises one first vertex shader, above-mentioned drawing chip then comprises one second vertex shader, and wherein above-mentioned second vertex shader is carried out coordinate conversion and photo-irradiation treatment by a CPU (central processing unit) (CPU) to a vertex data.Above-mentioned drawing control method comprises the above-mentioned drafting card of detection.When detecting above-mentioned drafting card, the above-mentioned vertex data of a driver distribution is to above-mentioned first vertex shader and above-mentioned second vertex shader.And above-mentioned first vertex shader carries out coordinate conversion and photo-irradiation treatment to above-mentioned vertex data, to produce a draw data.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, a preferred embodiment cited below particularly, and conjunction with figs. are described in detail as follows.
Description of drawings
Fig. 1 is for showing the synoptic diagram of the known drafting system that uses the external drawing card.
Fig. 2 handles the process flow diagram of streamline for showing to draw.
Fig. 3 is for showing the synoptic diagram of the known drafting system that uses integrated form (integrated) drawing chip.
Fig. 4 is for showing the synoptic diagram according to the described drafting system of the embodiment of the invention.
Fig. 5 handles synoptic diagram for the drawing that integrated form drawing chip and external drawing card respectively at Fig. 4 are carried out.
Fig. 6 is the process flow diagram according to the described drawing control method of the embodiment of the invention.
Symbol description:
10-drafting system 12-CPU (central processing unit) 14-control chip group 13-bus interface 16-Installed System Memory 18-external drawing card 19-region memory 22-vertex shader
24-prunes and sets processor 26-pixel coloring device 30-drafting system
33-integrated chip group 331-integrated form drawing chip
36-Installed System Memory 40-drafting system 42-integrated form drawing chip
44-external drawing card 45-bus interface 46-Installed System Memory
48-frame buffer 421-vertex shader
422-prunes and sets processor 423-pixel coloring device
The 441-vertex shader
Embodiment
Fig. 4 is the synoptic diagram of expression according to a drafting system of the present invention.Drafting system 40 comprises an integrated form drawing chip 42, an external drawing card 44 and an Installed System Memory 46.Installed System Memory 46 can be various dissimilar integrated circuit internal memories, as static random access memory (SRAM), DRAM (Dynamic Random Access Memory) (DRAM) or high-speed cache.Fig. 5 is the integrated form drawing chip 42 of expression drafting system 40 and the drawing processing that external drawing card 44 is carried out.As shown in Figure 5, it is identical with drawing shown in Figure 2 processing flow line flow path that the drawing that integrated form drawing chip 42 is carried out is handled, and it comprises a vertex shader (vertex shader) 421, one pruning and sets (clip and setup) processor 422 and a pixel coloring device (pixel shader) 423.Vertex shader 421 is carried out described coordinate conversion of step S22 and the photo-irradiation treatment of Fig. 2.Pruning and set the described pruning of step S24 of 422 responsible Fig. 2 of processor handles.Pixel coloring device 423 then is the painted processing of the described pixel of step S26 of carrying out Fig. 2.Wherein, the processing carried out of its vertex shader 421 is by CPU (central processing unit) 12 computing draw datas.And only comprise a vertex shader 441 in the external drawing card 44, in order to the step S 22 described coordinate conversion and the photo-irradiation treatment of carrying out Fig. 2, its embodiment is to realize with hardware, be in the lifting task performance well, because of using integrated circuit (integrated circuits, ICs), special IC (Application Specific Integrated Circuits, ASICs) than using CPU (central processing unit) 12 usefulness that more can gather way, because being different from, CPU (central processing unit) 12 is responsible for the external drawing card 44 of handling draw data specially, so its processing speed is slower.External drawing card 44 is detachable being arranged on the integrated form drawing chip 42, therefore, when external drawing card 44 was not installed on drafting system 40, it is identical with the known drafting system 30 of use one integrated form drawing chip shown in Figure 3 that the drawing that drafting system 40 is carried out is handled.And when external drawing card 44 is installed on drafting system 40, one system bios (Basic Input Output System) detects external drawing card 44, then handle the calculation process ability of vertex shader 421 according to CPU (central processing unit) 12, by a driver vertex data is respectively allocated to vertex shader (the vertex shader) 421 of integrated form drawing chip 42 and the vertex shader 441 of external drawing card 44, to carry out coordinate conversion and photo-irradiation treatment, wherein, the calculation process ability of CPU (central processing unit) 12 and vertex shader 441 can be by CPU (central processing unit) 12 according to the decision of the record of the processing before it.For example, when 20 groups of existing vertex datas, if using the vertex data of the vertex shader 441 of the vertex shader 421 of integrated form drawing chips 42 and external drawing card 44 to handle the required time ratio by CPU (central processing unit) 12 is 3: 2, then can distribute vertex data to vertex shader 421 and 441 respectively according to 2: 3 quantitative proportion.That is distribute 8 groups of vertex datas to the vertex shader 421 of integrated form drawing chip 42 handling, and distribute 12 groups of vertex datas to the vertex shader 441 of external drawing card 44 to handle.Therefore dynamically (dynami cally) according to the calculation process ability of the vertex shader 441 of CPU (central processing unit) 12 and external drawing card 44, to distribute vertex data respectively to vertex shader 421 and 441, be able to use simultaneously concurrently two vertex shader to carry out coordinate conversion and photo-irradiation treatment, so the summit calculation process speed of independent sets accepted way of doing sth drawing chip that the usefulness of drafting system 40 can be more traditional or freestanding external drawing card is fast.In addition, when if system bios detects external drawing card 44, find that existing this adds the processing record of formula drafting card 44, then when distributing vertex data, can be simultaneously with reference to the vertex shader 441 of external drawing card 44 and the arithmetic capability of CPU (central processing unit) 12, distribute vertex data to vertex shader 441 and 421 respectively, wherein the calculation process ability of vertex shader 441 also can be according to the decision of the record of the processing before it.In addition, when the arithmetic capability of finding CPU (central processing unit) 12 was zero, then driver was delivered to whole vertex datas vertex shader 441 processing of external drawing card 44.Therefore, drafting system 40 of the present invention can be by driver dynamically according to the arithmetic capability of the vertex shader 441 of CPU (central processing unit) 12 and external drawing card 44, with the optimal allocation ratio vertex data is dispensed to vertex shader 421 and 441 carrying out painted processing, or only uses one of vertex shader 421 and vertex shader 441 person to handle.In addition, draw data is delivered in integrated form drawing chip 42 and the Installed System Memory 46 from CPU (central processing unit) 12.And the vertex shader 441 of external drawing card 44 can be by a bus 45, as PCI (Peripheral ComponentInterconnect) or PCIe (Peripheral Component Interconnect Express) bus, to Installed System Memory 46 access vertex datas, and it is carried out coordinate conversion and photo-irradiation treatment, be stored in again in the Installed System Memory 46.And the pruning of integrated form drawing chip 42 and set processor 422 can to access vertex shader 441 in the Installed System Memory 46 carrying out the drawing vertex data of coordinate conversion and photo-irradiation treatment, and it is proceeded to prune handles.Then, the draw data that 423 pairs of prunings of the pixel coloring device of integrated form drawing chip 42 and setting processor 422 have been pruned after the processing carries out the painted processing of pixel, again the data after painted are delivered to one frame buffer (frame buffer) 48, to be shown on the indicator screen.
Fig. 6 is the process flow diagram of expression according to a drawing control method of the present invention.The drawing control method 60 of Fig. 6 is control one an integrated form drawing chip and an external drawing card, and it is identical with drawing shown in Figure 2 processing streamline that the drawing that integrated form drawing chip is carried out is handled, and the vertex shader in it also is by a CPU (central processing unit) computing draw data, the external drawing card then only comprises vertex shader shown in Figure 2, and it is to realize with hardware.In addition, the external drawing card also is detachable being arranged on the integrated form drawing chip.In the step S61 of drawing control method 60, receive vertex data at first earlier, then in step S62, detect the external drawing card.When detecting the external drawing card, then carry out step S63, otherwise, then carry out step S64, wherein in step S64, the vertex data that receives is sent to the vertex shader of integrated form drawing chip, to carry out coordinate conversion and photo-irradiation treatment, to produce a draw data by it.And in step S63, then inquire about the ability of central processing unit for processing vertex coloring, wherein vertex coloring calculation process ability determines according to its previous summit computing record.After obtaining the vertex coloring calculation process ability of CPU (central processing unit), proceed step S65.In step S65, the vertex shader that the vertex data that receives is respectively allocated to the vertex shader of integrated form drawing chip and adds the formula drafting card according to the vertex coloring calculation process ability of CPU (central processing unit) is to carry out coordinate conversion and photo-irradiation treatment, and wherein a driver can distribute an Installed System Memory to use for the vertex shader of above-mentioned external drawing card.In addition, in step S63, the calculation process ability that also can comprise the vertex shader of inquiry external drawing card, and in step S65, calculation process ability according to the vertex shader of the ability of central processing unit for processing vertex coloring and external drawing card, the vertex shader that vertex data is dispensed to the vertex shader of integrated form drawing chip and adds the formula drafting card is to handle, and wherein the calculation process ability of the vertex shader of external drawing card also is to determine according to its previous summit computing record.Behind step S64 and S65, whether affirmation finishes as finishing then to finish the processing of all vertex datas in step S66, to be pruned by one of integrated form drawing chip and to set a processor and a pixel coloring device, carries out follow-up drawing and handles.Otherwise, then get back to step S63, proceed the processing that vertex data distributes.Wherein the vertex shader of external drawing card is via the bus interface access vertex data as a PCI or PCIe, so that above-mentioned vertex data is carried out coordinate conversion and photo-irradiation treatment.In addition, the vertex data after its conversion and the photo-irradiation treatment is positioned in the Installed System Memory (systemmemory).The vertex shader of integrated form drawing chip is then carried out coordinate conversion and photo-irradiation treatment by a CPU (central processing unit) (CPU) to above-mentioned vertex data.
External drawing card in drafting system of the present invention comprises one with hard-wired vertex shader, therefore can and set under the situation of processor and pixel coloring device in the pruning of using original integrated form drawing chip, the vertex shader that remedies simultaneously in the integrated form drawing chip is calculated the shortcoming that causes the usefulness deficiency because of using CPU (central processing unit).In addition, also can alleviate the burden of CPU (central processing unit).And, because of external drawing card of the present invention only comprises vertex shader, so also reduced cost.In addition, in drafting system of the present invention, dynamic type ground but (dynamically) distributes the vertex data that receives according to the processing power of the vertex shader of CPU (central processing unit) and external drawing card, therefore can effectively utilize the processing speed of the vertex shader of integrated form drawing chip and external drawing card with the summit geometric operation of raising drafting system simultaneously.
Though the present invention with preferred embodiment openly as above; right its is not that any those skilled in the art are under the situation that does not break away from the spirit and scope of the present invention in order to qualification the present invention; can change and modification, so protection scope of the present invention is as the criterion with the claim institute restricted portion that is proposed.
Claims (17)
1. drafting system comprises:
One drawing chip, and described drawing chip comprises a pruning and the setting processor handles a draw data with access and pruning and a pixel coloring device carries out the painted processing of pixel with the draw data after above-mentioned pruning is handled; And
One drafting card, be arranged at above-mentioned drawing chip removably, and described drafting card does not comprise pruning and sets processor and pixel coloring device that described drafting card comprises that one first vertex shader is in order to carry out coordinate conversion and photo-irradiation treatment to a vertex data, to produce above-mentioned draw data
Wherein, described drawing chip also comprises one second vertex shader; When detecting above-mentioned drafting card, a driver module distributes above-mentioned vertex data to above-mentioned first vertex shader and above-mentioned second vertex shader.
2. drafting system as claimed in claim 1, wherein, this first vertex shader export above-mentioned draw data to above-mentioned drawing chip with the processing of pruning and pixel is painted.
3. drafting system as claimed in claim 1, wherein, above-mentioned first vertex shader is via the above-mentioned vertex data of a bus access.
4. drafting system as claimed in claim 1, the above-mentioned vertex data of wherein above-mentioned first vertex shader to a system memory accesses, and export above-mentioned draw data to above-mentioned Installed System Memory.
5. drafting system as claimed in claim 1, wherein above-mentioned drawing chip are an integrated form drawing chip.
6. drafting system as claimed in claim 1, wherein above-mentioned drawing chip more comprises one second vertex shader, in order to by a CPU (central processing unit) above-mentioned vertex data is carried out coordinate conversion and photo-irradiation treatment.
7. drafting system as claimed in claim 6 more comprises a system bios, in order to detect above-mentioned drafting card.
8. drafting system as claimed in claim 7, when said system BIOS detects above-mentioned drafting card, above-mentioned first and second vertex shader obtains above-mentioned vertex data respectively to carry out coordinate conversion and photo-irradiation treatment according to the calculation process ability of above-mentioned first vertex shader and above-mentioned CPU (central processing unit), produces above-mentioned draw data.
9. drafting system as claimed in claim 8, wherein the calculation process ability of above-mentioned CPU (central processing unit) determines according to the previous summit computing record of above-mentioned second vertex shader, and the calculation process ability of above-mentioned first vertex shader according to a previous summit computing of above-mentioned first vertex shader write down determine.
10. drawing control method, in order to control a drafting card and a drawing chip, wherein above-mentioned drafting card comprises one first vertex shader, above-mentioned drawing chip then comprises one second vertex shader, wherein above-mentioned second vertex shader is carried out coordinate conversion and photo-irradiation treatment by a CPU (central processing unit) to a vertex data, and above-mentioned drawing control method comprises:
Detect above-mentioned drafting card;
When detecting above-mentioned drafting card, the above-mentioned vertex data of a driver distribution is to above-mentioned first vertex shader and above-mentioned second vertex shader; And
Above-mentioned first vertex shader is carried out coordinate conversion and photo-irradiation treatment to above-mentioned vertex data, to produce a draw data.
11. drawing control method as claimed in claim 10 comprises that more above-mentioned drawing chip is to above-mentioned draw data is pruned and pixel is painted processing.
12. drawing control method as claimed in claim 10, wherein, above-mentioned drafting card is for being arranged at above-mentioned drawing chip removably.
13. drawing control method as claimed in claim 10, the above-mentioned vertex data of wherein above-mentioned driver distribution to the step of above-mentioned first vertex shader and above-mentioned second vertex shader comprises dynamically distributes above-mentioned vertex data to above-mentioned first vertex shader and above-mentioned second vertex shader, or above-mentioned first vertex shader and above-mentioned second vertex shader one.
14. drawing control method as claimed in claim 10, the above-mentioned vertex data of wherein above-mentioned driver distribution to the step of above-mentioned first vertex shader and above-mentioned second vertex shader comprises according to the calculation process ability of above-mentioned first vertex shader and above-mentioned CPU (central processing unit) distributes above-mentioned vertex data to above-mentioned first vertex shader and above-mentioned second vertex shader respectively.
15. drawing control method as claimed in claim 14, wherein the calculation process ability of above-mentioned first vertex shader of above-mentioned drafting card determines according to the previous summit computing record of above-mentioned first vertex shader, and the calculation process ability of above-mentioned CPU (central processing unit) according to a previous summit computing of above-mentioned second vertex shader write down determine.
16. drawing control method as claimed in claim 10, wherein after detecting,, then above-mentioned vertex data is sent to above-mentioned drawing chip if can't detect above-mentioned drafting card, carry out coordinate conversion and photo-irradiation treatment by above-mentioned second vertex shader, to produce above-mentioned draw data.
17. drawing control method as claimed in claim 10, wherein this first vertex shader is via the above-mentioned vertex data of a bus access.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100592029A CN100395778C (en) | 2006-03-15 | 2006-03-15 | Drawing system and drawing controlling method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100592029A CN100395778C (en) | 2006-03-15 | 2006-03-15 | Drawing system and drawing controlling method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1825356A CN1825356A (en) | 2006-08-30 |
| CN100395778C true CN100395778C (en) | 2008-06-18 |
Family
ID=36936017
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100592029A Active CN100395778C (en) | 2006-03-15 | 2006-03-15 | Drawing system and drawing controlling method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100395778C (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10102603B2 (en) | 2013-06-10 | 2018-10-16 | Sony Interactive Entertainment Inc. | Scheme for compressing vertex shader output parameters |
| US10176621B2 (en) | 2013-06-10 | 2019-01-08 | Sony Interactive Entertainment Inc. | Using compute shaders as front end for vertex shaders |
| US10096079B2 (en) | 2013-06-10 | 2018-10-09 | Sony Interactive Entertainment Inc. | Fragment shaders perform vertex shader computations |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1330350A (en) * | 2000-06-16 | 2002-01-09 | 矽统科技股份有限公司 | Device and method for supporting embedded or external drawing accelerator |
| US20030020741A1 (en) * | 2001-07-16 | 2003-01-30 | Boland Michele B. | Systems and methods for providing intermediate targets in a graphics system |
| US20060012540A1 (en) * | 2004-07-02 | 2006-01-19 | James Logie | Method and apparatus for image processing |
| JP2006031730A (en) * | 2005-08-22 | 2006-02-02 | Fuji Xerox Co Ltd | System, device, method for adjusting image size and content document |
-
2006
- 2006-03-15 CN CNB2006100592029A patent/CN100395778C/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1330350A (en) * | 2000-06-16 | 2002-01-09 | 矽统科技股份有限公司 | Device and method for supporting embedded or external drawing accelerator |
| US20030020741A1 (en) * | 2001-07-16 | 2003-01-30 | Boland Michele B. | Systems and methods for providing intermediate targets in a graphics system |
| US20060012540A1 (en) * | 2004-07-02 | 2006-01-19 | James Logie | Method and apparatus for image processing |
| JP2006031730A (en) * | 2005-08-22 | 2006-02-02 | Fuji Xerox Co Ltd | System, device, method for adjusting image size and content document |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1825356A (en) | 2006-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9965392B2 (en) | Managing coherent memory between an accelerated processing device and a central processing unit | |
| US6275885B1 (en) | System and method for maintaining ownership of a processor bus while sending a programmed number of snoop cycles to the processor cache | |
| US6745279B2 (en) | Memory controller | |
| US6591347B2 (en) | Dynamic replacement technique in a shared cache | |
| KR101405751B1 (en) | Coherence switch for i/o traffic | |
| KR101667508B1 (en) | Multi-mode memory access techniques for performing graphics processing unit-based memory transfer operations | |
| US7750912B2 (en) | Integrating display controller into low power processor | |
| CN101310259B (en) | Method and system for symmetric allocation for a shared l2 mapping cache | |
| US7039819B1 (en) | Apparatus and method for initiating a sleep state in a system on a chip device | |
| US10545894B2 (en) | Information processor with tightly coupled smart memory unit | |
| CN111274025A (en) | System and method for accelerating data processing in SSD | |
| CN101030182A (en) | Apparatus and method for performing dma data transfer | |
| CN103150216B (en) | The multiport DDR2/3 scheduler that a kind of SoC is integrated and dispatching method | |
| CN100395778C (en) | Drawing system and drawing controlling method | |
| CN107704413A (en) | A kind of reinforcement type parallel information processing platform based on VPX frameworks | |
| JP2022507707A (en) | Programming and controlling calculation units in integrated circuits | |
| US20140032792A1 (en) | Low pin count controller | |
| US6209052B1 (en) | System and method for suppressing processor cycles to memory until after a peripheral device write cycle is acknowledged by the memory arbiter | |
| US7428607B2 (en) | Apparatus and method for arbitrating heterogeneous agents in on-chip busses | |
| US20070106826A1 (en) | Method and computer system using PCI-Express | |
| US7447810B2 (en) | Implementing bufferless Direct Memory Access (DMA) controllers using split transactions | |
| US20070200849A1 (en) | Graphic device and control method thereof | |
| CN109634583A (en) | A kind of the hardware TLM model and realization structure of the GPU color storage Cache module based on SystemC | |
| US10127153B1 (en) | Cache dependency handling | |
| US20160055833A1 (en) | High-speed low-power access to register files |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |