CH604320A5 - - Google Patents

Info

Publication number
CH604320A5
CH604320A5 CH197176A CH197176A CH604320A5 CH 604320 A5 CH604320 A5 CH 604320A5 CH 197176 A CH197176 A CH 197176A CH 197176 A CH197176 A CH 197176A CH 604320 A5 CH604320 A5 CH 604320A5
Authority
CH
Switzerland
Application number
CH197176A
Inventor
Hsu Nmi Chang
Tien Chi Chen
Chin Nmi Tung
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CH604320A5 publication Critical patent/CH604320A5/xx

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/78Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data for changing the order of data flow, e.g. matrix transposition or LIFO buffers; Overflow or underflow handling therefor
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/08Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/02Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
    • G11C19/08Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
    • G11C19/0875Organisation of a plurality of magnetic shift registers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/02Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements
    • G11C19/08Digital stores in which the information is moved stepwise, e.g. shift registers using magnetic elements using thin films in plane structure
    • G11C19/0875Organisation of a plurality of magnetic shift registers
    • G11C19/0883Means for switching magnetic domains from one path into another path, i.e. transfer switches, swap gates or decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Programmable Controllers (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Semiconductor Memories (AREA)
  • Numerical Control (AREA)
  • Digital Magnetic Recording (AREA)
CH197176A 1975-03-07 1976-02-18 CH604320A5 (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/556,378 US4040018A (en) 1975-03-07 1975-03-07 Ladder for information processing

Publications (1)

Publication Number Publication Date
CH604320A5 true CH604320A5 (xx) 1978-09-15

Family

ID=24221103

Family Applications (1)

Application Number Title Priority Date Filing Date
CH197176A CH604320A5 (xx) 1975-03-07 1976-02-18

Country Status (15)

Country Link
US (1) US4040018A (xx)
JP (1) JPS51112238A (xx)
AU (1) AU497105B2 (xx)
BE (1) BE837995A (xx)
BR (1) BR7601392A (xx)
CA (1) CA1071762A (xx)
CH (1) CH604320A5 (xx)
DE (1) DE2607946B2 (xx)
ES (1) ES445668A1 (xx)
FR (1) FR2303424A1 (xx)
GB (1) GB1527914A (xx)
IT (1) IT1056807B (xx)
NL (1) NL7601359A (xx)
SE (1) SE404573B (xx)
ZA (1) ZA757848B (xx)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4122536A (en) * 1976-11-05 1978-10-24 International Business Machines Corporation Self-organizing magnetic bubble lattice file
US4194245A (en) * 1978-03-06 1980-03-18 International Business Machines Corporation System for randomly accessing a recirculating memory
GB2016836B (en) * 1978-03-15 1982-02-10 Rockwell International Corp Crossover junction for magnetic bubble domains
US4346455A (en) * 1978-03-15 1982-08-24 Rockwell International Corporation Crossover junction for magnetic bubble domain circuits
US4283771A (en) * 1978-07-31 1981-08-11 International Business Machines Corporation On-chip bubble domain relational data base system
US4493048A (en) * 1982-02-26 1985-01-08 Carnegie-Mellon University Systolic array apparatuses for matrix computations
US5036489A (en) * 1990-04-27 1991-07-30 Codex Corp. Compact expandable folded first-in-first-out queue

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3638208A (en) * 1970-06-15 1972-01-25 Bell Telephone Labor Inc Magnetic domain logic circuit
US3770978A (en) * 1972-06-12 1973-11-06 Bell Canada Northern Electric Magnetic bubble domain switching device
US4117543A (en) * 1972-08-24 1978-09-26 Monsanto Company Magnetic bubble logic family
US3916397A (en) * 1973-07-12 1975-10-28 Nippon Electric Co Circulating access memory device

Also Published As

Publication number Publication date
FR2303424B1 (xx) 1978-11-10
BR7601392A (pt) 1976-09-14
CA1071762A (en) 1980-02-12
FR2303424A1 (fr) 1976-10-01
IT1056807B (it) 1982-02-20
DE2607946A1 (de) 1976-10-14
NL7601359A (nl) 1976-09-09
BE837995A (fr) 1976-05-14
US4040018A (en) 1977-08-02
DE2607946C3 (xx) 1980-05-08
SE404573B (sv) 1978-10-09
ES445668A1 (es) 1977-06-01
DE2607946B2 (de) 1979-08-16
SE7602482L (sv) 1976-09-08
JPS51112238A (en) 1976-10-04
AU497105B2 (en) 1978-11-30
GB1527914A (en) 1978-10-11
ZA757848B (en) 1977-07-27
AU1176676A (en) 1977-09-15

Similar Documents

Publication Publication Date Title
FR2303424B1 (xx)
JPS5247186B2 (xx)
JPS551606B2 (xx)
JPS5436088B2 (xx)
JPS5747983B2 (xx)
JPS5198454A (xx)
JPS5289278U (xx)
JPS5283923U (xx)
JPS5259824U (xx)
JPS5530650B2 (xx)
JPS5272753U (xx)
JPS5262359U (xx)
JPS51142177U (xx)
JPS5278709U (xx)
JPS5252131U (xx)
CS173471B1 (xx)
JPS5233249U (xx)
CH593343A5 (xx)
CH600650A5 (xx)
CH596797A5 (xx)
CH596841A5 (xx)
CH597648A5 (xx)
CH596485A5 (xx)
CH581171A5 (xx)
CH596123A5 (xx)

Legal Events

Date Code Title Description
PL Patent ceased