CH452709A - Procédé de fabrication de circuits solides - Google Patents

Procédé de fabrication de circuits solides

Info

Publication number
CH452709A
CH452709A CH810666A CH810666A CH452709A CH 452709 A CH452709 A CH 452709A CH 810666 A CH810666 A CH 810666A CH 810666 A CH810666 A CH 810666A CH 452709 A CH452709 A CH 452709A
Authority
CH
Switzerland
Prior art keywords
manufacturing process
solid circuits
circuits
solid
manufacturing
Prior art date
Application number
CH810666A
Other languages
English (en)
French (fr)
Original Assignee
Ncr Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ncr Co filed Critical Ncr Co
Publication of CH452709A publication Critical patent/CH452709A/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Semiconductor Integrated Circuits (AREA)
CH810666A 1965-06-03 1966-06-03 Procédé de fabrication de circuits solides CH452709A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US46103065A 1965-06-03 1965-06-03

Publications (1)

Publication Number Publication Date
CH452709A true CH452709A (fr) 1968-03-15

Family

ID=23830953

Family Applications (1)

Application Number Title Priority Date Filing Date
CH810666A CH452709A (fr) 1965-06-03 1966-06-03 Procédé de fabrication de circuits solides

Country Status (3)

Country Link
BE (1) BE681959A (US08197722-20120612-C00042.png)
CH (1) CH452709A (US08197722-20120612-C00042.png)
GB (1) GB1086607A (US08197722-20120612-C00042.png)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6849918B1 (en) 1965-09-28 2005-02-01 Chou H. Li Miniaturized dielectrically isolated solid state device
US6979877B1 (en) * 1965-09-28 2005-12-27 Li Chou H Solid-state device
US7038290B1 (en) 1965-09-28 2006-05-02 Li Chou H Integrated circuit device
GB1362512A (en) * 1970-06-15 1974-08-07 Hitachi Ltd Semiconductor device and method for manufacture
NL160988C (nl) * 1971-06-08 1979-12-17 Philips Nv Halfgeleiderinrichting met een halfgeleiderlichaam, be- vattende ten minste een eerste veldeffecttransistor met geisoleerde stuurelektrode en werkwijze voor de vervaar- diging van de halfgeleiderinrichting.

Also Published As

Publication number Publication date
BE681959A (US08197722-20120612-C00042.png) 1966-11-14
GB1086607A (en) 1967-10-11

Similar Documents

Publication Publication Date Title
FR1528512A (fr) Procédé de fabrication de comprimés détersifs
CH435706A (fr) Procédé de fabrication de nitrocellulose
FR1506109A (fr) Procédé pour fabriquer des circuits intégrés
FR1469528A (fr) Procédé de fabrication du polyéthylène
CH452709A (fr) Procédé de fabrication de circuits solides
FR1540931A (fr) Procédé de fabrication de paliers
FR1463727A (fr) Procédé de fabrication de matières photoconductrices
FR1504532A (fr) Procédé de fabrication de phtalazines substituées
FR1469738A (fr) Procédé perfectionné de fabrication du 4-méthylpentène-1
CH466572A (fr) Procédé de fabrication de copolyamides
FR1405168A (fr) Procédé de fabrication de semi-conducteurs
FR1503517A (fr) Procédé de fabrication de d-(-)-n-alcoyl-1-phényl-2-aminoéthanols
FR1522005A (fr) Procédé de fabrication de thionosalicylanilides
FR1470737A (fr) Procédé de fabrication de compositions de polyoléfines
FR1480895A (fr) Procédé de fabrication de gonadiènes substitués
FR1506004A (fr) Procédé de fabrication de tétrafluorométhane
FR1481283A (fr) Procédé de fabrication de circuits semiconducteurs intégrés
FR1481554A (fr) Procédé de fabrication de stratifiés
FR1489362A (fr) Procédé de fabrication de benzimidazoles substitués en position 2
FR1545142A (fr) Procédé de fabrication de trifluorométhylanilines
FR1481405A (fr) Procédé de fabrication de perfluoalkylbenzènes
FR1474311A (fr) Procédé de fabrication de circuits intégrés
FR1505727A (fr) Procédé de fabrication de copolyamides
FR1464721A (fr) Procédé de fabrication de planchers
FR1361255A (fr) Procédé de fabrication de fluoro-isoprènes