CA2686458A1 - Systems and methods for providing delayed signals - Google Patents

Systems and methods for providing delayed signals Download PDF

Info

Publication number
CA2686458A1
CA2686458A1 CA002686458A CA2686458A CA2686458A1 CA 2686458 A1 CA2686458 A1 CA 2686458A1 CA 002686458 A CA002686458 A CA 002686458A CA 2686458 A CA2686458 A CA 2686458A CA 2686458 A1 CA2686458 A1 CA 2686458A1
Authority
CA
Canada
Prior art keywords
delay
signal
unit
output
variable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA002686458A
Other languages
French (fr)
Other versions
CA2686458C (en
Inventor
David Wilens
Mark Hibbard
William Cummings
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chemring Sensors And Electronic Systems Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2686458A1 publication Critical patent/CA2686458A1/en
Application granted granted Critical
Publication of CA2686458C publication Critical patent/CA2686458C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/14—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of delay lines
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00078—Fixed delay
    • H03K2005/00097—Avoiding variations of delay using feedback, e.g. controlled by a PLL
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

A variable delay apparatus comprises a calibrating unit receiving a signal from a variable delay unit (101) and from a plurality of fixed delay sources (401, 402, 403), the calibrating unit comparing the signal from the variable delay unit (101) with a plurality of signals from the fixed delay sources (401, 402, 403) to control operation of the variable delay unit (101) over a delay range independently of environmentally-induced drift.

Description

SYSTEMS AND METHODS FOR PROVIDING DELAYED SIGNALS
CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application is related to concurrently filed, co-pending, and commonly assigned U.S. Patent Application No. 11/754,136, filed May 25, 2007, entitled "SYSTEMS AND METHODS FOR PROVIDING TRIGGER TIMING"; and U. S. Patent Application No. 11/754,152, filed May 25, 2007, entitled "SYSTEMS
AND
METHODS USING MULTIPLE DOWN-CONVERSION RATIOS IN ACQUISITION
WINDOWS", the disclosures of which are hereby incorporated herein by reference.

TECHNICAL FIELD
[0002] The present description relates, in general, to signal delays and, more specifically, to systems and methods for providing delayed signals.

BACKGROUND OF THE INVENTION
[0003] Equivalent time sampling is a technique to sample substantially repeating signals. In one example, a high-frequency signal is sampled at a given point during a first cycle. During the next cycle, it is sampled at another point offset some amount from the first point, the offset represented in time by At. In successive cycles, At is increased so that the sampling point moves, eventually covering the entire waveform.
Thus, the waveform is sampled over a time window spanning multiple signals cycles, and the samples can be processed to create a reconstructed waveform with the same shape as the original waveform, though "stretched out" over time. Analysis can then be performed on the reconstructed waveform instead of using the original, high-frequency signal.
[0004] One technique to perform equivalent time sampling on a wave uses two trigger signals. The first trigger signal is fixed in frequency, and it triggers the transmission of the waveform. The second trigger signal is delayed from the first trigger, and it is used to cause a sampling of the waveform. The delay of the second trigger is has a At that is increased with each cycle, as described above.
[0005] Prior art systems for creating the two trigger signals in radar systems are based on analog circuits. For example, one system has a dual-ramp mode which has a slow ramp and a fast ramp, where the slow ramp adds delay in a finer increments than does the fast ramp. The slow ramp determines where on the fast ramp the pulse is generated. The signal is then fed to an analog comparator to generate the pulse at the desired points.
[0006] Such prior art systems usually have several disadvantages. For instance, such systems tend to perform differently at different operating temperatures and ages. Moreover, delay units of the same model have intrinsic fabrication variations.
Tuning such systems to compensate for the temperature drift, age variation, and fabrication variation involves adjusting one or more potentiometers, which is difficult to do with precision during operation of the device. There is currently no system available that provides delayed signals reliably and with effective and efficient tuning.

BRIEF SUMMARY OF THE INVENTION
[0007] The present invention is directed to systems and methods for calibrating delayed signals and further to systems and methods for providing digitally controlled triggers in radar systems.
[0008] In one example embodiment, a technique compares a delayed signal from a programmable delay line to a known, fixed delay. The known, fixed delay may be independent of various phenomena that cause operational variance in the programmable delay line so that it is a dependable calibration delay. The delayed signal is adjusted so that its delay eventually equals or closely approximates the known delay.
Moreover, multiple delay points in the signal may be calibrated in this way with the use of multiple known delays.
[0009] In some embodiments, systems and methods use a digitally programmable delay line to achieve strobe modulation for equivalent time sampling for radar acquisition. Calibration techniques, such as the one described above, may be used to calibrate the delay from the digitally programmable delay line.
[0010] The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
The novel features which are believed to be characteristic of the invention, both as to its organization and method of operation, together with further objects and advantages will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS
[0011] For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
[0012] FIGURE 1 is an illustration of an exemplary system adapted according to one embodiment of the invention;
[0013] FIGURE 2 is an exemplary delay diagram for the system of FIGURE 1;
[0014] FIGURE 3 is an exemplary delay diagram for the system of FIGURE 1, showing example calibration points;
[0015] FIGURE 4 is an illustration of an exemplary system adapted according to one embodiment of the invention for providing a delayed signal and calibrating the delay mechanism;
[0016] FIGURE 5 is a signal timing diagram for the operation of the system of FIGURE 4;
[0017] FIGURE 6 is an illustration of an exemplary system adapted according to one embodiment of the invention;
[0018] FIGURE 7 is an illustration of an exemplary method for calibrating a signal, adapted according to one embodiment of the invention; and
[0019] FIGURE 8 is an illustration of an exemplary method for providing a delayed signal to a radar system, such as in the system of FIGURE 6.

DETAILED DESCRIPTION OF THE INVENTION
[0020] FIGURE 1 is an illustration of exemplary system 100 adapted according to one embodiment of the invention. System 100 includes variable delay unit 101. Variable delay unit can be any of a variety of delay units now known or later developed that apply a variable delay to a signal. Examples include a digitally controllable, programmable delay line model SY89296, available from Micrel, Inc.
Variable delay unit 101 provides delay in a series of discrete steps, as explained in more detail below with regard to FIGURE 2.
[0021] System 100 also includes second delay 102. Second delay 102 may be any of a variety of delay components now known or later developed, including but not limited to signal traces and coaxial cable. Coaxial cable is a desirable material in many embodiments due to its relatively precise and constant delay characteristics, even at a variety of operating temperatures. In system 100, the signal that is input to second delay 102 includes the delay provided by variable delay unit 101. In effect, variable delay unit 101 and second delay 102 are arranged in system 100 as fine step and coarse step delays, respectively.
[0022] System 100 also includes output unit 103 that selectively outputs one of its two input signals. Output unit 103 can include any kind of switch, such as a digital multiplexor. In one example, smaller delays are produced by outputting the signal from variable delay unit 101, whereas larger delays are produced by outputting the signal from second delay 102. The smallest delay can be produced by outputting the signal from variable delay 101 when it is at or near its defined minimum delay.
Variable delay unit 101 can be controlled to produce an increasing delay with each cycle of the trigger signal. After variable delay unit 103 reaches its defined maximum, output unit switches its output to the signal from second delay 102, and variable delay 101 decreases its delay at or near its minimum (e.g., a defined zero). Variable delay 101 then continues to increase its delay with each successive cycle.
[0023] While not shown, it should be noted that system 100 can be controlled by any of a variety of control units. For example, digital control can be provided by a general use processor (as in a personal computer), an Application Specific Integrated Circuit (ASIC), a specialized digital control chip, a Field Programmable Gate Array (FPGA), and/or the like.
[0024] FIGURE 2 is an exemplary delay diagram for system 100 (FIGURE
1). In one example, fixed delay 102 provides 10 nsec of delay, and variable delay 101 provides up to 10 nsec of delay in linearly-increasing discrete steps. This allows for a total adjustment range of 20 nsec, as shown. Range 200 shows discrete steps attributable to variable delay 101, when output unit 103 outputs the signal from variable delay 101.
Range 201 shows the delay that is possible when output unit 103 outputs the signal from fixed delay 102, wherein the first 10 nsecs are attributable to fixed delay 102, and the additional delay steps are provided by variable delay 102 with each successive cycle.
Using this scenario, the delay "ramp" increases monotonically over the entire 20 nsec range.
[0025] FIGURE 3 is an exemplary delay diagram for system 100 (FIGURE
1), showing example calibration points. A characteristic of some variable delay units (such as unit 101 of FIGURE 1) is that performance is often dependent on temperature, age, and/or fabrication variation. For example, the silicon-based Micrel experiences drift as the operating temperatures increase. Therefore, the delay provided at one point may be a few nanoseconds off from the corresponding delay step in the same system 5 minutes later. By contrast, wire-based fixed delays are relatively constant over most normal operating temperatures and ages as long as length is constant, though not all fixed delays are necessarily constant. Accordingly, many embodiments may benefit from one or more calibration techniques to compensate for drift and/or variation of delay components.
[0026] One example technique to compensate for drift and/or variation calibrates the delay to three known fixed delays (at points 0, A, & B in FIGURE 3) provided by three known and real delays, for example, from three separate calibration coaxial cables. The calibration points in FIGURE 3 generally correspond to near the beginning of the delay range (Point 0), near the middle of the delay range (Point A), and near the end of the delay range (Point B). In an embodiment wherein the calibration delay is provided by coaxial cables, the respective length of each of the cables corresponds to one of the delay points.
[0027] For instance, a first coaxial cable corresponding to Point 0 is cut so that a variable delay (e.g., 101 of FIGURE 1) can be calibrated to match the delay at Point 0 when it is near the beginning of its delay range when a fixed delay (e.g., 102 of FIGURE 1) is not switched in. This delay is chosen to be the defined zero point (e.g., the beginning of a radar observation window) in order to provide room for later adjustment, if needed. (The same can be said for Point B, which is near but not at the high end of the range.)
[0028] Continuing with this example, a second compensation coaxial cable corresponding to Point A is cut so that the variable delay can be calibrated to match the delay when adjusted to near the end of its delay range when the fixed delay line is not switched in.
[0029] As described above with regard to FIGURE 2, various embodiments switch the output when the variable delay source reaches or nears its defined maximum, for example, by switching to an output that comes from a fixed delay source.
In order to improve continuity at this switching point, some embodiments calibrate for Point A both with and without the fixed delay source switched in.
[0030] A third calibration coaxial cable corresponding to point B is cut so that the variable delay can be calibrated to match the output when adjusted to near the its defined maximum when the fixed delay line is switched in. This point can be defined as the end of an observation window.
[0031] FIGURE 4 is an illustration of exemplary system 400 adapted according to one embodiment of the invention for providing a delayed signal and calibrating the delay mechanism. System 400 includes system 100 with associated components for calibrating the delay provided to the signal. Calibration delay corresponds to Point 0 of FIGURE 3, calibration delay 402 corresponds to Point A, and calibration delay 403 corresponds to Point B. Each calibration delay 401-403, feeds into an associated phase detector 411-413. Output from phase detectors 411-413 goes to a control unit. In this example, phase detectors 411-413 are rising-edge flip-flops, though other embodiments may use different techniques, such as employing falling-edge flip-flops. The control unit (not shown) in this embodiment is the same control unit that controls system 101.
[0032] In system 400, calibration is performed as follows. First, output unit 103 selects the signal from variable delay 101, which is at or near its minimum.
With each successive cycle, the delay is stepped up until phase detector 411 returns a zero. The zero indicates that the delay in the output signal and the delay from component 401 are the same. Similarly, a zero at phase detector 412 indicates that the delay in the signal is the same as that from component 402, and a zero at phase detector 413 indicates that the delay in the signal is the same as that from component 403. After the calibration tests are performed, the control unit knows which control word inputs are associated with Points 0, A, and B and controls system 100 accordingly.
[0033] FIGURE 5 is a signal timing diagram for the operation of system 400. FIGURE 5 shows one repetition of the trigger signal. The outputs of phase comparators 411-413 are read by the control unit after Point B plus a small amount of propagation delay (for a more accurate reading) and before the next repetition. In some embodiments, this period represents the valid phase detector window.
[0034] In order to find the proper calibration settings of the trigger delay mechanism, the following procedure is used by system 400:
1. Set the control word to the minimum delay setting with fixed delay 102 (FIGURE 4) switched out or not inserted. The output from phase detector 411 will be high during the valid phase detector window because the rising edge of the output of system 100 appears at an input to phase comparator 411 before the output from calibration unit 401 (clock input to the flip-flop).
2. Increment the control delay word once per signal cycle until the output read from phase detector 411 is low. At this control delay word value (called "delay zero"), the delay in system 100 matches the delay in calibration unit 401.
3. Repeat steps 1 and 2 for phase detector 412 also with fixed delay 102 switched out. The resulting control delay word can be called "delay A."
4. Repeat steps 1 and 2 for phase detector 412 with fixed delay 102 switched in.
The resulting control delay word can be called "delay A prime."

5. Repeat steps 1 and 2 for phase detector 413 with fixed delay 102 switched in.
The resulting control delay word can be called "delay B."
[0035] The control unit then uses these delay word values to increment the delay substantially linearly (i.e., at least 95% linear) and monotonically from the beginning to the end of the end of the observation window. The control delay word is incremented linearly from delay 0 to delay A without fixed delay 102 (delay window 1) and then from delay A prime to delay B with fixed delay 102 (delay window 2).
Since the effective delay of the values "delay A" and "delay A prime" are equal, the control unit can calibrate before and after switching in fixed delay 102 while eliminating much non-linearity and discontinuity.
[0036] Systems such as system 100 (FIGURE 1) and system 200 (FIGURE
2) can be used in a variety of applications. For instance, the ramping delay provided by various embodiments can be adapted for use in systems that perform equivalent time sampling. Thus, in one embodiment, a radar system can use the trigger signal (input to system 100) as a transmit trigger and use the delayed trigger (output from system 100) as a receive trigger. The linearly increasing delay in the receive trigger can be used to capture successive portions of the returned signal waveform. The observation window discussed above can be used as the radar observation window.
[0037] A radar system adapted according to one embodiment of the invention is shown in FIGURE 6, which is a simple schematic. System 600 includes trigger mechanism 601, Radio Frequency (RF) module 602, antenna 603, and signal processing unit 604. Trigger mechanism 601 in this example provides triggers 611 and 612, with trigger 612 being a delayed version of trigger 611. Trigger mechanism 601 can be implemented in a variety of ways, including as system 100 (FIGURE 1) or as system 400 (FIGURE 4) with associated control mechanisms. RF module 602 receives triggers 611 and 612 and performs the transmitting and receiving operations via antenna 603. While one antenna is shown, it should be noted that any number of antennas may be used and that separate antenna arrangements for transmitting and receiving may be employed by some embodiments. Returned signals are analyzed by processing unit to provide output to a user or to another application. For example, processing unit 604 may analyze the signal using equivalent time sampling facilitated by the delayed trigger arrangement. A reconstructed waveform can then be used to provide data to a user or application.
[0038] In addition to finding utility in radar applications, various embodiments of the invention can be used in numerous applications. Any application that uses delayed signals to capture waveforms can potentially benefit, including signal analyzers in physics laboratories, microchip testers, and the like.
[0039] FIGURE 7 is an illustration of exemplary method 700 for calibrating a signal, adapted according to one embodiment of the invention.
Method 700 may be performed, for example, by a calibration system, such as system 400 (FIGURE
4) with an associated control unit. In one example, the control unit executes machine readable code in the form of software and/or firmware to perform the operations.
[0040] In step 701, a first signal is received, the first signal including a delay from a variable delay unit. In one example, the variable delay unit is a semiconductor-based delay line that experiences drift with operating temperature.
However, method 700 can be adapted for use with any kind of variable delay unit, regardless of the type of drift that it experiences.
[0041] In step 702, a second signal is received, the second signal including a delay from a known and fixed delay source. For example, the delay produced by cut coaxial cables can serve as a known and fixed delay. Further, the second delay is real, as it is actually applied to the second signal. In this example, the second delay is independent of the factors causing drift in the variable delay unit. For example, if the variable delay unit is a semiconductor device that drifts with temperature, the second delay may be provided by a component that is substantially temperature-independent, such as a wire-based component.
[0042] In step 703, the first and second signals are compared. The comparing can be performed, for example, by any of phase comparators 411-413 (FIGURE 4). Further, the comparing may be performed over multiple cycles of the first signal with increasing or decreasing delay from the variable delay unit. Such comparing is described above with regard to FIGURE 4. Step 703 may also include saving a parameter (such as an associated data control word) indicating when the delays of the first and second signals match.
[0043] In step 704, the variable delay unit is controlled to output the first delay substantially the same as the second delay in response to the comparing.
For example, the first delay is calibrated so that it matches the known delay, at least at one delay point.
[0044] In step 705, the first signal with the controlled first delay is provided to a triggered system along with another signal without the first delay. For example, the two signals can be provided to a radar system with the delayed signal used as a receive trigger and the other signal used as a transmit trigger to perform equivalent time sampling. (Although it should be noted that it is possible to use a delayed trigger as a transmit signal and another non-delayed signal as a receive signal.)
[0045] Method 700 is shown as a series of discrete steps; however, various embodiments may add, omit, rearrange, or modify some steps. For example, steps 704 can be repeated for a plurality of calibration delays. For example FIGURE

illustrates an embodiment with three calibration delays, and various embodiments are scalable for any number of calibration delays. Moreover, calibration can be performed at any of a variety of times during the operation of the system. It can be performed after a specified number of signal cycles, after a specified amount of time has passed, after an operating temperature change, and/or the like. Further, various embodiments are scalable for any number of delayed triggers, and each trigger can be calibrated for a number of delay points.
[0046] FIGURE 8 is an illustration of exemplary method 800 for providing a delayed signal to a radar system, such as in system 600 (FIGURE 6). Method 800 may be performed, for example, in a radar system, such as system 600. In one example, a control unit in radar system 600 executes machine readable code in the form of software and/or firmware to perform the operations.
[0047] In step 801, a trigger signal is received in a variable delay unit that applies a variable delay thereto to produce a first output signal. For example, the delay can be increased or decreased with successive cycles of the trigger signal so that the variable delay unit adds a changing delay to the trigger signal. An example of a variable delay is delay 101 of FIGURE 1.
[0048] In step 802, the output of the variable delay unit is received by a coarse delay unit that adds a coarse delay thereto to produce a second output signal.
Thus, the second output signal adds another delay to the first output signal.
In some embodiments, the coarse delay may be a fixed delay, such as a coaxial cable, though other embodiments are not necessarily limited thereto.
[0049] In step 803, one of the first and second output signals are selectively output to produce a third output, the third output having a delay range from a reference zero to a delay equal to a defined maximum variable delay plus the fixed delay. A
diagram of an example delay is shown in FIGURE 2, with the variable delay acting as a fine delay in addition to the coarse delay. The selective outputting can be performed, for example, by a multiplexor, as shown in FIGURE 1. In some embodiments, control input is used to select the output of the switching device so that the output is substantially linear over the entire delay range.
[0050] In step 804, the third signal and the trigger signal are applied in a radar system to perform equivalent time sampling on a received waveform. For example, the trigger signal can be used as a transmit trigger, and the third signal can be used as a ramping-delay receive trigger to successively sample different parts of a waveform with each cycle of the trigger.
[0051] Method 800 is shown as a series of discrete steps; however, various embodiments may add, omit, rearrange, or modify some steps. For example, steps 803 can be repeated over many cycles to produce two repeating triggers of a given frequency, with one trigger being increasingly delayed. Further, various embodiments are scalable for any number of delayed triggers.
[0052] Embodiments of the present invention may provide one or more advantages over prior art systems. For example, it is generally easier to control systems 100 (FIGURE 1) and 400 (FIGURE 4) than to control prior art analog signal-summing circuits that relied upon potentiometers for tuning. Thus, some embodiments may be more efficient to operate when compared to prior art systems.
[0053] Further, various embodiments of the invention are relatively independent of prior cycles. In prior art systems, such as systems that use analog signal summing circuits, the exact timing and the exact delay of the delay network is somewhat dependent on the length of time since the prior transmit to receive trigger pulse, mostly due to residual energy in associated capacitors and inductors. By contrast, many embodiments of the present invention eliminate much of the capacitance and inductance that causes prior event dependency in prior art systems.
[0054] Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims (30)

1. A variable delay apparatus comprising:
a calibrating unit receiving a signal from a variable delay unit and from a plurality of fixed delay sources, said calibrating unit comparing said signal from said variable delay unit with a plurality of signals from said fixed delay sources to control operation of said variable delay unit over a delay range independently of environmentally-induced drift.
2. The variable delay apparatus of claim 1 wherein said operation is within a temperature range causing temperature-dependent drift in said variable delay unit.
3. The variable delay apparatus of claim 1 wherein said delay range is substantially linear.
4. The variable delay apparatus of claim 1 wherein said calibrating unit calibrates said variable delay unit at a beginning and an end of said delay range.
5. The variable delay apparatus of claim 1 wherein said plurality of fixed delay sources comprise coaxial cables, each of a length to produce a respective, known delay.
6. The variable delay apparatus of claim 1 wherein said calibrating unit is in communication with a trigger output that outputs a first trigger signal with a variable delay over said delay range and a second trigger signal with a different delay characteristic.
7. The variable delay apparatus of claim 6 further comprising:
a radar system in communication with said trigger output using said first and second trigger signals to perform equivalent time sampling on received radar information.
8. A system comprising:
a programmable variable delay line providing a variable delay to a first trigger signal;
a coarse delay unit in communication with said variably delayed trigger signal, said coarse delay unit providing a second delay to said variably delayed trigger signal;
a calibration delay unit providing at least one known, fixed delay; and calibration logic comparing the delay from said calibration delay unit with said variably delayed trigger signal and with a signal from said coarse delay unit and providing input to control said programmable variable delay line in response to said comparing.
9. The system of claim 8 wherein said calibration logic controls said programmable variable delay line to delay said first trigger signal equal to said known, fixed delay.
10. The system of claim 8 further comprising:
a switching component selectively outputting a signal selected from the list consisting of:
said variably delayed trigger signal; and a signal from said coarse delay unit.
11. The system of claim 10, wherein said calibration delay unit includes a plurality of fixed delays and wherein said calibration logic compares the output of said switching component to said plurality of fixed delays, each at a different point in a delay range of said delayed trigger signal.
12. The system of claim 8 further comprising a switching unit selectively providing an output trigger signal to a radar unit, said signal selected from the list consisting of:
said variably delayed trigger signal; and a signal from said coarse delay unit.
13. The system of claim 12 wherein said switching unit provides said output trigger signal as a linearly increasingly delayed signal over a delay range, said increasing delay provided at least in part by said programmable variable delay line.
14. The system of claim 13 said radar unit receiving said output trigger signal and said first trigger signal and employing said output trigger signal and said first trigger signal to perform equivalent time sampling of received radio frequency information.
15. A system comprising:
a programmable variable delay unit adding a first delay to a trigger signal, said first delay variable over a delay range; and a calibration unit including a first known, fixed delay corresponding to a first point in said delay range and a second known, fixed delay corresponding to a second point in said delay range, said calibration unit comparing said first delay with said first and second known, fixed delays, said calibration unit further providing control input to control said programmable variable delay unit to maintain said delay range constant over an operating temperature range causing drift in said programmable variable delay unit.
16. The system of claim 15 further comprising:
a second delay unit adding a second delay to said variably delayed trigger signal; and a switching unit selectively outputting an output trigger selected from the list consisting of:
said variably delayed signal; and said signal from said second delay unit.
17. The system of claim 16 wherein said second delay unit is a fixed delay unit.
18. The system of claim 16 further comprising:
a radar component using said output trigger to perform equivalent time sampling on received radar information.
19. A method comprising:
receiving a first signal, said first signal including a first delay from a variable delay unit;
receiving a second signal, said second signal including a second delay from a known and fixed delay source;
comparing said first and second signals; and controlling said variable delay unit to output said first delay substantially the same as said second delay in response to said comparing.
20. The method of claim 19 further comprising:
receiving a third signal, said third signal including a delay from another known and fixed delay source;
comparing said first and third signals; and controlling said variable delay unit to output said first delay substantially the same as said third delay in response to said comparing, said second and third delays representing points in a delay range of said variable delay unit.
21. The method of claim 19 further comprising:
receiving a third signal, said third signal including a delay from another known and fixed delay source;
comparing said first and third signals; and controlling said variable delay unit to output said first delay substantially the same as said third delay in response to said comparing, said second delay representing a point in a delay range of said variable delay unit, and said third delay representing the same point in said delay range of said variable delay unit wherein said a coarse delay source adds another delay to said first signal.
22. The method of claim 19 wherein said second and third delays are provided by respective wire delay components.
23. The method of claim 19 wherein operation of said variable delay unit drifts with temperature, and wherein said controlling maintains a delay of said first signal within a defined delay range over a temperature range causing drift in said variable delay unit.
24. A system comprising:
a digitally variable delay unit receiving a trigger signal and providing a first delay thereto to produce a first output signal;
a coarse delay unit receiving said first output signal and providing a coarse delay thereto to produce a second output signal;
a switching unit receiving said first and second output signals and outputting a selected one of said first and second output signals; and a radar system using said first and second output signals and said trigger signal to perform equivalent time sampling on received data.
25. The system of claim 24 further comprising:
a calibration unit comparing said first and second output signals against known delay signals and maintaining delays of said first and second output signals within a defined range.
26. The system of claim 24 wherein said first delay is variable over a plurality of discrete delay steps, and the output of said switching unit has a substantially linearly increasing delay with each cycle of said trigger signal.
27. A method comprising:
receiving a trigger signal in a variable delay unit and applying a variable delay thereto to produce a first output signal;
receiving the output of said variable delay unit by a coarse delay unit and adding a second delay thereto to produce a second output signal;
selectively outputting one of said first and second output signals to produce a third output, said third output having a delay range from a reference zero to a delay equal to a defined maximum variable delay plus said second delay; and applying said third signal and said trigger signal in a radar system to perform equivalent time sampling on a received waveform.
28. The method of claim 27 wherein said variable delay unit is a digital programmable delay unit operable to apply discrete delays between said defined zero and said defined maximum, said applying a variable delay comprises:

applying increasing discrete delay steps to said trigger signal during successive periods.
29. The method of claim 28 wherein said discrete delay steps are increased linearly.
30. The method of claim 28, wherein said selectively outputting comprises:
in one period, selectively outputting said first output signal with a delay equal to said defined maximum; and in a next period, selectively outputting said second output signal with said variable delay less than said defined maximum.
CA2686458A 2007-05-25 2008-05-22 Systems and methods for providing delayed signals Active CA2686458C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/754,127 US7649492B2 (en) 2007-05-25 2007-05-25 Systems and methods for providing delayed signals
US11/754,127 2007-05-25
PCT/US2008/064541 WO2008147889A1 (en) 2007-05-25 2008-05-22 Systems and methods for providing delayed signals

Publications (2)

Publication Number Publication Date
CA2686458A1 true CA2686458A1 (en) 2008-12-04
CA2686458C CA2686458C (en) 2016-07-19

Family

ID=39865524

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2686458A Active CA2686458C (en) 2007-05-25 2008-05-22 Systems and methods for providing delayed signals

Country Status (7)

Country Link
US (1) US7649492B2 (en)
EP (1) EP2158678B1 (en)
AU (1) AU2008256841A1 (en)
CA (1) CA2686458C (en)
ES (1) ES2474941T3 (en)
IL (1) IL202121A (en)
WO (1) WO2008147889A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8330650B2 (en) * 2010-05-07 2012-12-11 The United States Of America, As Represented By The Secretary Of The Army Radar system and antenna with delay lines and method thereof
US10031251B2 (en) 2012-10-04 2018-07-24 Chemring Sensors And Electronic Systems, Inc. Shieldings for metal detector heads and manufacturing methods thereof
PT2804010E (en) * 2013-05-13 2016-03-28 Kapsch Trafficcom Ag Method for calibrating a trigger unit and cascadable sensor therefor
US9923943B2 (en) * 2015-07-06 2018-03-20 Livio, Inc. Low energy data streaming service
US10901079B2 (en) 2018-01-24 2021-01-26 David Ira Wilens Portable penetrating radar
CN108872956A (en) * 2018-07-17 2018-11-23 中国人民解放军63895部队 A kind of adjustable radar calibration source of delay distance

Family Cites Families (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4686655A (en) 1970-12-28 1987-08-11 Hyatt Gilbert P Filtering system for processing signature signals
US4581715A (en) 1970-12-28 1986-04-08 Hyatt Gilbert P Fourier transform processor
US3639784A (en) * 1971-01-04 1972-02-01 Raytheon Co Pulse generator with storage means to maintain output transistor in saturation after removal of trigger pulse
US5053983A (en) 1971-04-19 1991-10-01 Hyatt Gilbert P Filter system having an adaptive control for updating filter samples
US4438404A (en) 1982-01-04 1984-03-20 Tektronix, Inc. Signal sampling system
DE3302876A1 (en) 1983-01-28 1984-08-02 Robert Bosch Gmbh, 7000 Stuttgart DIPOLANTENNA FOR PORTABLE RADIO DEVICES
US4715000A (en) 1985-08-06 1987-12-22 General Electric Company Digital phase-locked loop and frequency measuring device
US4678345A (en) 1986-05-01 1987-07-07 Tektronix, Inc. Equivalent time pseudorandom sampling system
US4760525A (en) 1986-06-10 1988-07-26 The United States Of America As Represented By The Secretary Of The Air Force Complex arithmetic vector processor for performing control function, scalar operation, and set-up of vector signal processing instruction
GB8924202D0 (en) 1989-10-27 1989-12-13 Ncr Co Digital phase lock loop decoder
US5192886A (en) * 1990-03-15 1993-03-09 Hewlett-Packard Company Sub-nanosecond calibrated delay line structure
US5115245A (en) 1990-09-04 1992-05-19 Hughes Aircraft Company Single substrate microwave radar transceiver including flip-chip integrated circuits
US5243343A (en) 1990-12-03 1993-09-07 Zeelan Technology, Inc. Signal acquisition system utilizing ultra-wide time range time base
US5336940A (en) * 1992-08-07 1994-08-09 Vlsi Technology, Inc. Delay-compensated output pad for an integrated circuit and method therefor
GB2270596A (en) 1992-09-15 1994-03-16 Evangelos Arkas Analogue to digital and digital to analogue converters
US5386215A (en) 1992-11-20 1995-01-31 Massachusetts Institute Of Technology Highly efficient planar antenna on a periodic dielectric structure
US5315627A (en) 1993-02-22 1994-05-24 Hewlett-Packard Company Pseudo-random repetitive sampling of a signal
US5451894A (en) * 1993-02-24 1995-09-19 Advanced Micro Devices, Inc. Digital full range rotating phase shifter
US5523760A (en) 1993-04-12 1996-06-04 The Regents Of The University Of California Ultra-wideband receiver
US5774091A (en) 1993-04-12 1998-06-30 The Regents Of The University Of California Short range micro-power impulse radar with high resolution swept range gate with damped transmit and receive cavities
US5661490A (en) * 1993-04-12 1997-08-26 The Regents Of The University Of California Time-of-flight radio location system
US5510800A (en) 1993-04-12 1996-04-23 The Regents Of The University Of California Time-of-flight radio location system
US5420589A (en) 1993-06-07 1995-05-30 Wells; C. T. System for evaluating the inner medium characteristics of non-metallic materials
WO1995005011A1 (en) 1993-08-09 1995-02-16 Motorola, Inc. Printed circuit dipole antenna
US5748153A (en) 1994-11-08 1998-05-05 Northrop Grumman Corporation Flared conductor-backed coplanar waveguide traveling wave antenna
US5552793A (en) 1994-12-02 1996-09-03 Hughes Missile Systems Company Self calibrated act pulse compression system
US5900761A (en) * 1995-01-24 1999-05-04 Advantest Corporation Timing generating circuit and method
JP2001526771A (en) * 1996-04-16 2001-12-18 エム． スンリン，ウィリアム Material transmission imaging radar
US6026125A (en) 1997-05-16 2000-02-15 Multispectral Solutions, Inc. Waveform adaptive ultra-wideband transmitter
US5939912A (en) 1997-06-18 1999-08-17 Lsi Logic Corporation Recovery circuit having long hold time and phase range
AU7908698A (en) 1997-07-02 1999-01-25 Ekko Dane Production A/S Radar plant and measurement technique for determination of the orientation and the depth of buried objects
US6002723A (en) 1997-08-15 1999-12-14 Lockheed Martin Corporation Digital receiver having programmable complex threshold detectors and threshold interpreters
US5969667A (en) 1997-10-16 1999-10-19 Automotive Systems Laboratory, Inc. Radar system
US6345299B2 (en) * 1997-11-26 2002-02-05 International Business Machines Corporation Distributed security system for a communication network
US5986600A (en) * 1998-01-22 1999-11-16 Mcewan; Thomas E. Pulsed RF oscillator and radar motion sensor
CA2266222C (en) 1998-03-20 2009-01-06 Sensors & Software Inc. Timing and control and data acquisition for a multitransducer ground penetrating radar system
US6150863A (en) * 1998-04-01 2000-11-21 Xilinx, Inc. User-controlled delay circuit for a programmable logic device
US6345099B1 (en) 1998-05-22 2002-02-05 S3 Incorporated System and method for copy protecting computer graphics
US6055287A (en) * 1998-05-26 2000-04-25 Mcewan; Thomas E. Phase-comparator-less delay locked loop
KR100264817B1 (en) 1998-06-09 2000-09-01 박태진 Wideband microstrip dipole antenna array
US6650661B1 (en) 1998-06-15 2003-11-18 International Business Machines Corporation System that compensates for variances due to process and temperature changes
EP0978729A3 (en) 1998-08-07 2002-03-20 Hitachi, Ltd. High-frequency transmitter-receiving apparatus for such an application as vehicle-onboard radar system
US6329929B1 (en) 1998-12-21 2001-12-11 Medtronic Inc. Telemetry system with phase-locking noise suppressing receiver
US6137433A (en) 1999-03-18 2000-10-24 The United States Of America As Represented By The Secretary Of Commerce Scatterometer with adaptable spatial resolution
US6501413B2 (en) * 1999-03-22 2002-12-31 Sensors & Software Inc. Timing and control and data acquisition for a multi transducer ground penetrating radar system
US6281833B1 (en) * 1999-11-10 2001-08-28 Science And Applied Technology, Inc. Range rate aiding in a pulsed radar system
US6342866B1 (en) 2000-03-17 2002-01-29 The United States Of America As Represented By The Secretary Of The Navy Wideband antenna system
FI20001569A (en) 2000-06-30 2001-12-31 Nokia Mobile Phones Ltd Antenna feed design
US6593897B1 (en) 2000-06-30 2003-07-15 Sirf Technology, Inc. Wireless GPS apparatus with integral antenna device
US6868504B1 (en) 2000-08-31 2005-03-15 Micron Technology, Inc. Interleaved delay line for phase locked and delay locked loops
US7292085B2 (en) * 2000-10-06 2007-11-06 Igor Anatolievich Abrosimov Timing delay generator and method using temperature stabilisation
JP3798640B2 (en) 2001-03-02 2006-07-19 富士通株式会社 Receiving device, received signal waveform deterioration compensation method, waveform deterioration detecting device and method, and waveform measuring device and method
US6433720B1 (en) 2001-03-06 2002-08-13 Furaxa, Inc. Methods, apparatuses, and systems for sampling or pulse generation
US6538614B2 (en) 2001-04-17 2003-03-25 Lucent Technologies Inc. Broadband antenna structure
US6853227B2 (en) 2001-04-17 2005-02-08 K-Tek Corporation Controller for generating a periodic signal with an adjustable duty cycle
EP1410504A2 (en) * 2001-05-21 2004-04-21 Acuid Corporation Limited Programmable self-calibrating vernier and method
WO2002099970A1 (en) 2001-06-07 2002-12-12 Koninklijke Philips Electronics N.V. Controllable delay circuit for delaying an electric signal
TWI287317B (en) 2001-08-23 2007-09-21 Asustek Comp Inc Antenna module combining electrodes of differential-type circuit
US6646488B2 (en) 2002-02-21 2003-11-11 Broadcom Corporation Delay circuit with delay relatively independent of process, voltage, and temperature variations
US6777990B2 (en) * 2002-03-19 2004-08-17 Infineon Technologies Ag Delay lock loop having an edge detector and fixed delay
US6580304B1 (en) * 2002-03-28 2003-06-17 M/A-Com, Inc. Apparatus and method for introducing signal delay
KR100440448B1 (en) 2002-04-12 2004-07-14 삼성전자주식회사 Semiconductor integrated circuit device capable of securing time delay insensitive to temperature variation
US7037266B2 (en) 2002-04-25 2006-05-02 Medtronic, Inc. Ultrasound methods and implantable medical devices using same
US6726146B2 (en) 2002-04-26 2004-04-27 Singapore Technologies Aerospace Limited Multiple model target tracking with variable sampling rate
US20040036655A1 (en) 2002-08-22 2004-02-26 Robert Sainati Multi-layer antenna structure
US6885343B2 (en) 2002-09-26 2005-04-26 Andrew Corporation Stripline parallel-series-fed proximity-coupled cavity backed patch antenna array
US6867736B2 (en) 2002-11-08 2005-03-15 Motorola, Inc. Multi-band antennas
US6680634B1 (en) 2002-12-03 2004-01-20 Nokia Corporation Self calibrating digital delay-locked loop
US7131021B2 (en) * 2002-12-10 2006-10-31 Faraday Technology Corp. Apparatus for delay calibration of a forward clock using three feedback clocks and a state transition table
US6891399B2 (en) * 2003-03-13 2005-05-10 International Business Machines Corporation Variable pulse width and pulse separation clock generator
US6956422B2 (en) 2003-03-17 2005-10-18 Indiana University Research And Technology Corporation Generation and measurement of timing delays by digital phase error compensation
CA2425250A1 (en) * 2003-04-11 2004-10-11 Quinton Lyon Time-base generator with self-compensating control loop
US7026979B2 (en) 2003-07-03 2006-04-11 Hrl Labortories, Llc Method and apparatus for joint kinematic and feature tracking using probabilistic argumentation
US7042385B1 (en) 2003-09-16 2006-05-09 Niitek, Inc. Non-intrusive inspection impulse radar antenna
GB2409304B (en) 2003-12-19 2007-11-14 Westerngeco Ltd Processing geophysical data
US7053814B2 (en) 2004-01-15 2006-05-30 Hrl Laboratories, Llc RF lightwave coding system for radar pulse compression
US20050200549A1 (en) 2004-03-15 2005-09-15 Realtronics Corporation Optimal Tapered Band Positioning to Mitigate Flare-End Ringing of Broadband Antennas
US7098863B2 (en) 2004-04-23 2006-08-29 Centurion Wireless Technologies, Inc. Microstrip antenna
JP4416580B2 (en) * 2004-06-28 2010-02-17 株式会社リコー Delay control device
US7157952B2 (en) * 2004-08-20 2007-01-02 L-3 Integrated Systems Company Systems and methods for implementing delay line circuitry
US7320271B2 (en) 2004-10-12 2008-01-22 George Mason Intellectual Properties, Inc. Syntactic landmine detector
US7119596B2 (en) * 2004-12-22 2006-10-10 Lsi Logic Corporation Wide-range programmable delay line
EP1849026A2 (en) 2005-02-18 2007-10-31 BP Corporation North America Inc. System and method for using time-distance characteristics in acquisition, processing and imaging of t-csfm data
US20060256025A1 (en) 2005-05-13 2006-11-16 Realtronics Corporation Machine Producible Directive Closed-Loop Impulse Antenna
US20070080864A1 (en) 2005-10-11 2007-04-12 M/A-Com, Inc. Broadband proximity-coupled cavity backed patch antenna

Also Published As

Publication number Publication date
CA2686458C (en) 2016-07-19
US7649492B2 (en) 2010-01-19
US20080290923A1 (en) 2008-11-27
ES2474941T3 (en) 2014-07-10
WO2008147889A1 (en) 2008-12-04
IL202121A0 (en) 2010-06-16
AU2008256841A1 (en) 2008-12-04
IL202121A (en) 2015-03-31
EP2158678B1 (en) 2014-04-09
EP2158678A1 (en) 2010-03-03

Similar Documents

Publication Publication Date Title
CA2686458C (en) Systems and methods for providing delayed signals
US7292170B2 (en) System and method for improved time-interleaved analog-to-digital converter arrays
KR101215760B1 (en) Time measurement circuit, time measurement method, time digital converter and test device using the same
CN110266421A (en) Multichannel synchronousing collection phase alignment system and method
CN108254608B (en) Digital oscilloscope and self-calibration method of digital oscilloscope
EP1168368A1 (en) A system and method for reducing timing msmatch in sample and hold circuits
US7876246B1 (en) Photonic analog-to-digital converter
US10009017B2 (en) On-chip apparatus and method for jitter measurement
US10218373B1 (en) Analog-to-digital converter calibration system
EP2442116A2 (en) Method of calibrating interleaved digitizer channels
US9831886B2 (en) Background calibration for digital-to-analog converters
EP1168367B1 (en) A system and method for reducing timing mismatch in sample and hold circuits using an fft and subcircuit reassignment
CN113252958A (en) Digital oscilloscope and automatic calibration method for delay difference between channels thereof
US5159337A (en) Self-aligning sampling system and logic analyzer comprising a number of such sampling systems
KR20010109495A (en) A system and method for reducing timing mismatch in sample and hold circuits using the clock
AU2017200483B2 (en) Systems and methods for providing delayed signals
US11632121B1 (en) Calibration of timing skews in a multi-channel interleaved analog- to-digital converter (ADC) by auto-correlation of muxed-together channels in binary output tree
CN113141178B (en) Delay locked loop and method for configuring pump current ratio of delay unit
WO2009150816A1 (en) Multi-strobe circuit, method for calibration of the same, and test equipment using the same
Wang et al. Multi-channel RF signal acquisition system design based on AD9361
EP2749893A1 (en) Low frequency noise measurement
CN118300579B (en) Trigger type signal source, signal generator and multi-signal source synchronization method
KR101323372B1 (en) A signal generator and an automatic test equipment using thereof
Moussa et al. Minimizing Sampling Jitter by the Design and Implementation of a Phase-Trigger DSO on FPGA
CN116208151A (en) ADC channel delay calibration method, system and equipment based on weak signals

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20130517