CA2628211C - Electronic control systems and methods - Google Patents
Electronic control systems and methods Download PDFInfo
- Publication number
- CA2628211C CA2628211C CA2628211A CA2628211A CA2628211C CA 2628211 C CA2628211 C CA 2628211C CA 2628211 A CA2628211 A CA 2628211A CA 2628211 A CA2628211 A CA 2628211A CA 2628211 C CA2628211 C CA 2628211C
- Authority
- CA
- Canada
- Prior art keywords
- power
- voltage
- power supply
- load
- wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B20/00—Energy efficient lighting technologies, e.g. halogen lamps or gas discharge lamps
- Y02B20/40—Control techniques providing energy savings, e.g. smart controller or presence detection
Abstract
An apparatus in an electronic control system allows two or three wire operations. A power supply (150) can supply power to the enclosed circuity in both two and three wire installations. Two separate zero cross detectors are used such that timing information can be collected in both two or three wire installations. Both zero cross detectors (110) are monitored and are used to automatically configure the electronic control. Over voltage circuity senses an over voltage condition across a MOSFET which is in the off state and turns the MOSFET on so that it desirably will not reach the avalanche region. Over current circuity senses when the current through the MOSFET's has exceeded a predetermined current threshold and then turns the MOSFETs off so they do not exceed the MOSFETs' safe operating area (SOA) curve. Latching circuity (120) is employed to keep the protection circuity in effect even after a fault condition has cleared. Lockout circuity (130) is used to prevent one protection circuit from tripping after the other circuit has already tripped from a fault condition. The protection circuity output is desirably configured such that it can bypass and override the normal turn on and turn off impedance and act virtually directly on the gates of the MOSFETs. Preferably, the system has a high effiiciency switching type power supply in parallel with a low frequency controllably conductive device.
Description
WO 03/INK5y1 PCTlUSI12/211159 ELECTRONIC CONTItOL SYSTEMS AND METHODS
FIELD OF THE INVENTION
The present invention relates in general to electronic control circuits and systems, and more particularly, to lighting control circuits and systems.
BACKGROUND OF THE IlWENTION
There are many applications where it is desirable to control the amount of average electrical power delivered to a load. One example of such an application is the use of a lighting dinuner to control the output of a lamp. A dimmer typically fnnctions by controlling the conduction of eun-ent through the load. A controllably conductive device is synchronized to the AC line voltage and is controUed to conduct for a predetermined interval in each half cycle of the AC line voltage. That is, the load only recxives power (is on) for a portion of the AC line voltage half cycle. The longer tho conduction time, the more power is de{ivered to the load. By the same logie, the shorter the conduction time, the less power that is delivered to the load.
There are primarily two methods for controlliag AC loads such as lighting loads, forward phase control and reverse phase control. A controllably conductive device is a device whose conduction can be oontr+olled by an extemai signal. These ine-Nde devices such as metal oxide semi-conductor field effect transistozs (MOSFET), insulated gate bi-polar aransistors (IGBT), bi-polar junction transistors (BJT), triaas, silicon controlled raetifiers (SCRs), relays, switches, vacuum tubes and the like. These two control methods utilize the conduetive and non-conductive atatos of a controllably conductive device to control the power in a load and synchronize the conduction and non-conduction of the controllably conductive devices to zero crosses of the source of AC line voltage.
The method of forward phase control, as shown in Figure 13, synchronizes a controllably conductive device to the source of AC power and controls the controllably conductive device to be non-conductive over the first portion of an AC line voltage half cycle, then controls the controllably conductive device to be conductive over the remaining portion of the AC line voltage half cycle. In the method of reverse phase control, as shown in Figure 14, the periods of non-conduction and conduction are reversed with respect to time. That is to say, the controllably conductive device is controlled to be conductive during the first portion of the AC line voltage half cycle followed by a period of non-conduction in the same half cycle. The method of reverse phase control is often used for operation of capacitive loads such as electronic transformers.
In forward phase control based control systems the controllably conductive device is often a triac or an SCR. These devices can be controlled to be non-conductive or conductive.
However, if they are controlled to be conductive, they can only be niade non-conductive by allowing the current through them to go to zero. Due to this characteristic, these types of controllably conductive devices are not used for reverse phase control based control systems where the ability to enable and disable conduction is required.
Electronic controls need to derive a power supply in order to power their associated electronics. Additionally, many controls require line frequency related timing information.
Controls which only have two power terminals have one of these terminals (the hot terminal) connected to a hot wire of a source of AC power and the other terminal (the dimmed hot temiinal) connected to a first terminal of a load. Controls with this type of connection are often referred to as "two wire" controls. Two wire controls which are connected in series with their loads must charge their power supplies and obtain tiniing information through this load.
The load can often have a wide range of input impedance. As such, the operation of the power supply and timing circuit is often compromised in the two wire connection scheme.
However, a two wire connection is necessary when the control is wired 'ui an application where a neutral wire is not available.
Controls which have connections to the hot wire, load, and neutral wire are often referred to as "three wire" controls. When a neutral wire from the source of AC power is available for connection to a neutral terminal of the control, the power supply and zero cross information can be derived independently of the connected load, thereby enhancing performance. In many applications, a neutral wire from the source of AC power is not available. Therefore, a control is needed that can operate correctly as either a two wire or WO o3Nw1i5.~- FCTlUS62l21e049 ffiree wire eontrol, thereby allowing the control to be used in a broad range of field applications with gteat flexibility.
Prior art for developing a non-isolated low voltage power supply from a high voltage source, such as the AC line voltage, used circuits such as a cat ear power supply. Such a system would conduct at or near the line voltage zero cross so as to recharge an energy storage capacitor. Such systems typically operate properly in the region about t millisecond from the zero crossing of the line voltage. Operation outside that time window can cause excessive power to be dissipated in the power supply.
The cat ear power supply has rela6vely high peak and high average input currents with respect to the average current supplied to the conna,~ted DC load. This high average input cutrent presents a sigaificant problem when this supply technology is used with electronic low voltage (ELV) load types on phase control dimmers connected in a two wire mode. A supply for low voltage control circuitry is needed that has low average input cuereats through the high voltage load. Also, typical prior art power supplies have been relatively inefficient so that they require higher average input eurrents to supply the power requirements of typical prior art dimmers.
Another disadvantage of prior art power supplies for lighting control devices is that power losses in the power supplies increase with the amount of current required to be delivered by the power supply. The trend in modern lighting controls is to incorpocnte more features and functionality. These feahms and functionality require ever increasing amounts of current to be delivered by the power supply. Hence, it is desired to provide a power supply for a lighting control able to efficiently supply greater amounts of eurrent than are presently available from typical prior art power supplies without the power losses associated with such prior art power supplies.
There are a variety of fault conditions to which lighting controls may be subject, including, for example, over voltage and over current conditions. Over voltage conditions can be caused by, for example, the turning on and off of nearby and connected magnetic loads, capacitive coupling to parallel wire nms with sharp transient loads, lightning strifces, etc.
Over current conditions can be caused by, for example, short circuited loads, eonnected loads exceeding the contrors rating, mis-wire conditions, etc. Semiconductor devices, such as MOSFETs, have limits as to how much voltage and cun:ent they can withstand without WO 113/iN155.511 PCT/US112/211K9 failure. In order to protect a control that uses these semiconductor dei~ices from failure, these limits are preferably never exceeded. Fast detection of fault conditions, and fast reaction thereto is desirable in order to protect these devices.
In contrast, during normal operation, the rates of tra-isition between conductive and non-conductive states of these semiconductor devices are controlled to be slow. These slow rates of transition are used, for example, to limit the voltage and current waveforms as seen by the load, to comply with radiated and conducted radio frequency interference (RFI) limits, or to liniit voltage ringing caused by inductive power wiring. However, these slow rates of transition during normal operation are too slow for adequate protection of these semiconductor devices. Thus, there is a need for protection circuitry that operates to cause fast rates of transition under fault conditions, while still allowing these semiconductor devices to be operated with slow rates of transition under normal operating conditions.
SUMMARY OF THE PRESENT INVENTION
The present invention is directed towards an apparatus in an electronic control system which will allow two or three wire operation. According to aspects of the invention, the apparatus employs a high efficiency power supply which can supply power to the operating circuitry of the electronic control system in both two and three wire installations.
According to another aspect of the invention, the apparatus employs a detector that detects the presence of a neutral wire connection and outputs a signal responsive to the detected neutral wire connection to cause the electronic control system to operate in a two wire mode when the neutral wire connection is absent and to operate in a three wire mode when the neutral wire connection is present.
According to other aspects of the invention, the apparatus employs a zero cross detector which can operate in both two and three wire modes. In an embodiment, the zero cross detector coniprises a hot zero cross detector that generates a hot zero cross signal and a neutral zero cross detector that generates a neutral zero cross signal, and a microprocessor responsive to the zero cross signals to cause the apparatus to operate in one of the two wire and three wire modes.
According to yet another aspect of the invention, the apparatus employs a system for stabilizing the zero crossing signal received by the electronic control system when the system is operating electronic low voltage transformer connected loads.
Another embodiment of the present invention is directed toward the protection of controllably conductive devices such as semiconductor devices like MOSFETs and IGBTs used in an electronic control system. Over voltage circuitry senses an over voltage condition across a controllably conductive device which is in the non-conductive state and controls the controllably conductive device to be conductive so as to remove the over voltage condition.
Over current circuitry senses when the current through a controllably conductive device has exceeded a predetermined current threshold and controls the controllably conductive device to be non-conductive so as to ensure the safe operating area of the controllably conductive device is not exceeded. The protection circuitry output is desirably configured such that it can bypass and override the normal control path of the controllably conductive device and cause the controllably conductive device to transition rapidly between conduction and non-conduction states.
According to further aspects of the invention, latching circuitry is employed to keep the results of the protection circuitry in effect even after the fault condition has cleared.
Lockout circuitry is used to prevent one protection circuit from tripping after the other protection circuit has already tripped froni a particular fault condition.
The foregoing and other aspects of the present invention will become apparent from the following detailed description of the invention when considered in conjunction with the acconipanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
For the purpose of illustrating the invention, there is shown in the drawings an embodiment that is presently preferred, it being understood, however, that the invention is not limited to the specific methods and instrumentalities disclosed. In the drawings:
Figure 1 is a high level block diagram of an exemplary system in accordance with the present invention;
Figure 2 is a block diagram of an exemplary control system in accordance with the present invention;
Wo 113i1N15550 PCTIUSII2/210i9 Figure 3 is a circuit schematic diagram of a portion of an exemplary control system in accordance with the present invention;
Figure 4 is a circuit schematic diagram of another portion of an exemplary control system in accordance with the present invention;
Figure 5 is a circuit schematic diagram of another portion of an exemplary control system in accordance with the present invention;
Figure 6 is a circuit scliematic diagram of another portion of an exemplary control system in accordance with the present invention;
Figure 7 is a siunplified block diagram of an exemplary transistor driver in accordance with the present invention;
Figure 8 is a simplified block diagram of an exemplary zero cross detector in accordance with the present invention;
Figure 9 is a simplified schematic diagram of an exemplary steering circuit in accordance with the present invention;
Figure 10 is a simplified schematic diagram of an exemplary system used for elirninating false indication of zero crossing in accordance with the present invention along with exemplary timing diagrams;
Figure 11 is a circuit schematic diagram of an exemplary load for use with the present invention;
Figure 12 is a block diagram of an exemplary system comprising a low voltage power supply in parallel to a high voltage controllably conductive device in accordance with the present invention;
Figure 13 is a diagram which illustrates an exemplary forward phase control waveform; and Figure 14 is a diagram which illustrates an exeniplary reverse phase control wavefonn.
DESCRIPTION OF EXEMPLARY EMBODIMENTS AND BEST MODE
An embodiment of the present invention is directed to an electronic control system and in particular a lighting controller that can automatically detennine whether to operate in two wire mode or three wire mode (i.e., to operate with or without a neutral wire connection). The controller senses whether there is a neutral wire connection to the electronic control system WO 1131IN155.50 PCTIUS112/211159 and adjusts its operation accordingly. The electronic control system automatically selects and continuously monitors the connection scheme. An embodiment is directed toward an electronic control system such as a lighting controller or dimmer; however, the invention has broader application in other electronic controls.
Figure 1 is a high level block diagram of an exemplary system in accordance with the present invention. An electronic control system 100, also referred to herein as a lighting controller or a dimmer, is preferably connected between an input source, such as an AC line voltage, and a first terminal of a load 200, such as an incandescent lamp or an electronic low voltage (ELV) transformer with a connected lamp load. A typical AC line voltage comprises a 120 volt, 60 Hz, single phase power source. The AC line may also comprise a 220 to 240 volt, 50 Hz single phase power source, or the like.
The electronic control system 100 comprises a hot terminal, a dimmed hot terminal, and a neutral terminal which is optionally connected to the neutral wire of the AC line. The neutral wire of the AC line is also connected to a second terminal of the load 200.
The electronic control system 100 controls the flow of current to the load 200 using either forward phase control or reverse phase control based on a predetennined selection. For electronic low voltage loads, it is desirable to operate with reverse phase control because electronic low voltage loads have a capacitive input impedance. If forward phase control is used to control electronic low voltage loads, a large transient current can flow when the controllably conductive device of the electronic control system transitions from a non-conductive to a conductive state.
The electronic control system 100 detects whether the neutral wire is connected and adjusts its operation accordingly. In particular, as described in fiuther detail below a microprocessor monitors the output of a detector, and determines which of two wire or three wire mode should be used by the electronic control system to control the connected load.
Figure 2 is a block diagram of an exemplary electronic control system 100, and Figures 3, 4, 5, and 6 are circuit schematic diagrams of various portions of an exemplary electronic control system 100. The electronic control system 100 comprises a zero cross detector 110, an over voltage protection circuit 120, an over current protection circuit 130, a power supply 150, output circuit 160, and a microprocessor 190. The hot terminal and neutral WO 03/{N155SN PCTJlIS02121159 terminal are connected to the zero cross detector 110, and the dimmed hot terminal is provided to the over voltage protection circuit 120.
The power supply 150 is preferably a switching power supply with high efficiency (e.g., an efficiency above about 50%). More particularly, with respect to Figure 3, the power supply 150 is supplied with sufficient energy in both the two wire mode and three wire mode.
The diodes Dl, D2, D60, D61, and the two body diodes of the MOSFETs Q101 and Q102 (in output circuit 160 shown in Figure 5) form a full wave bridge for power supply current to flow in both AC line voltage half cycles.
In the case of an electronic control system with the neutral terminal connected to the neutral wire of the AC line voltage (three wire mode), the bus capacitor C 10 of the power supply 150 charges by drawing current from the source of AC power through the hot wire and neutral wire in the negative half cycle of the AC line voltage and through the hot wire and the load in the positive half cycle of the AC line voltage. In the case of a two wire mode, the bus capacitor C10 is charged in both half cycles through the load when the absolute value of the AC line voltage is greater than the bus capacitor voltage VBUs and the controllably conductive devices are non-conductive. The diode D10 of Figure 3 prevents the bus capacitor C10 from discharging through other connected circuitry. The bus capacitor C 10 is used as a source of high voltage DC to power an efficient power converter to provide low voltage DC to operate the control circuits of the electronic control system.
The efficient power converter operates as follows using the well known buck converter topology. The efficient power converter includes the following principal components U10, L10, C13, and a regulation circuit including principal components Ul 1, Z10, and R12. When the voltage across capacitor C13 is below the voltage threshold detennined by the series combination of zener Z 10 and the LED diode drop of optocoupler Ul 1, current will not flow through those components, thus the opto-coupled transistor of optocoupler U11 will be off. When the transistor is off, no current can flow from the enable pin 4 of controller U10 (such as, for example, a TNY253 IC manufactured by Power Integrations, Inc. San. Jose, Califomia) to its source pin 2,3, thereby enabling controller U10 to begin switching in order to raise the output voltage level of C13. The controller U10 will then turn on its internat MOSFET, thereby allowing cun-ent to flow from the drain to the source, through the inductor L10 and into the output capacitor C13. The rate of rise of this current is limited by the inductance of inductor L10. When the current in the internal MOSFET reaches the intemally set threshold of controller U10, the internal MOSFET is turned off. The current will continue to flow around the loop defined by inductor L10, capacitor C13, and diode DI I
until the current in the inductor reaches zero. This switching cycle is repeated at a maxiniunl rate of 44 kHz as set by controller U10, until the voltage across capacitor C13 exceeds the voltage threshold detetmined by the series combination of zener Z10 and the LED diode drop of optocoupler Ul 1. When this voltage threshold is exceeded, current will begin to flow through those components, thereby turning the opto-coupled transistor of optocoupler UI 1 on.
When this transistor turns on, the enable pin 4 of controller U10 is thereby connected to the source pin 3, and in accordance with the operation of controller U 10, switching is terminated.
Additionally, the enable pin 4 can be used to select a running or non-running mode of the power supply. This pin can be used to constrain the operation of the power supply to selected times of the AC line voltage half cycle. Since switch mode power supplies generate electrical noise, it is advantageous to constrain the operation of the power supply to times when other noise sensitive circuits are not operating.
In prior electronic control systems which include a power supply utilizing a high frequency switching converter, the power supply is connected to draw current directly from a low inipedance source such as an AC line voltage. In the apparatus of an embodinient of the invention, the power supply, utilizing a high &equency switching converter, draws current through the load which may typically have a high impedance.
It is desirable to provide an over voltage protection circuit 120 and an over current protection circuit 130 that will sense and react to an over voltage across or an over current condition through a controllably conductive device in an electronic control system to protect the electronic control system from damage.
Circuit details of an exemplary over voltage protection circuit 120 and an exemplafy over current protection circuit 130 are shown in Figure 4. At startup, a reference voltage VanF
for the comparators U110:A, Ul 10:B is derived from the 8V MOSFET drive rail, Vc, through the current limiting resistor R114, voltage regulating zener Zl 11, and a noise decoupling capacitor C1 I 1. It is desirable to power the comparators in IC Ul 10 with 8V
as opposed to 5V to allow the use of a sharp-knee 5.6V zener as the reference voltage to which the detection WO 413/INIS.iS11 PCTlUSU2121859 cirouits are compared. A well regulated voltage reference tightens the tolerancing window on the detection circuits.
Figure 7 contains a simplified block diagram of an exemplary output circuit.
Circuit details of an exemplary output circuit 160 are shown in Figure S. It is well imown that the rate of transition betwea the states of conduction for a MOSFET can be controlled by selecting the impedance of the drive circuit. Tle higher the impedance the slower the transition rate. The output transisWrs Q101 and Q102 are driven through higb impedance path 165, during normal operation, and through low impedance path 162 (Figure 4) during a fault condition. The microprocessor 190 is connected to the high impedance path 165 and the protection circuits 120, 130. The protection circuits 120, 130 are also connected to the low impedance path 162. When the protection circuits 120,130 detect a fault, the low impedance path 162 is activated. The low impedance path 162 is only active when a fault is detected.
The fault path overrides the stormai path provided by the high impedance path 165.
In normal operation, the high impedance path 165 is used. The transistors QI01 and Q102 are turned on through resistors R103 and R104, and are tumed off through resistor R104. During normal operation, transistor control is provided by two microprocessor ports, Gate Drive and Gate Drive Complement (shown in Figure 6). To turn on the MOSFETs Q101 and Q 102, Gate Drive is driven high, thereby turning on transistor Q I00:B
(shown in Figure 5), thereby turning on transistor Q100:A, which applies 8V to the gates of MOSFETs QI Ol and Q102 through a resistancce set by the series combination of resistors R103 and R104.
When Gate Drive is high, Gate Drive Complement is low thereby tunning off transistor Q123:B, thus opening the current path from 8V to circuit common.
To turn off the MOSFETs Q101 and Q102, Oate Drive is pulled low, thereby turning off transistor Q100:B, thereby turning off transistor Q100:A, opening the current path from the 8V rail to the gates of MOSFETs Q101 and Q102 gates. Gate Drive Complement is driven high, uuning on transistor Q123:B, thereby disaharging the gates of MOSFETs QIOI
and Q102 tt~nugh the resistor R104.
The MOSFETs Q101 and Q102 get driven tlnough the high impedance path to reduce RFI emissions duting normal operation. During a fault conditiam, the MOSFETs Q101 and Ql 02 are driven through the low impedance patb to shut them down quiekly.
WO 030155550 PCT/l1S112/21059 During normal operation, the voltage on the inverting input temdnal of comparator U110:A (the Over voltage protection circuit (OVP) comparator) is less than the reference voltage of 5.6V so the output of this comparator U110:A is high impedance.
This high iinpedance will keep the transistor Q 111:A off and the MOSFETs Q 101 and Q
102 are unaffected. The microprocessor port OVP_RESET (shown in Figure 6) is low whenever the MOSFETs Q101 and Q102 are off, thereby turning offtransistor Q111:B and enabling the detector.
Additionally, the reference voltage on the inverting tenninal of comparator Ul 10:B
(the Over current protection circuit (OCP) comparator) is less than the 8V on the non-inverting terminal so the output of this comparator Ui 10:B is high impedance and the MOSFETs Q 101 and Q102 are unaffected. Diodes DN I 11: I and DN 120: l provide isolation between the MOSFETs QIUI and Q102 and the protection circuitry 120, 130.
During an over voltage fault condition, as the voltage across the MOSFETs QIOI
and Q102 rises so does the divided down voltage at resistors R110 and RI l 1's common node.
When this node's voltage, which is also connected to comparator U110:A's inverting terrainal, exceeds the reference voltage VREF, the output of the comparator U110:A will pull low, thereby turning on transistor Q 111:A, thereby applying drive voltage to the gates of MOSFETs Q101 aixi Q102 via a low impedance path set by resistor R129. The low impedance path allows the MOSFETs Q101 and Q102 to turn on at a faster rate than during the normal mode of operation. Because voltage transients can be on the order of several thousand volts, the input voltage to the OVP comparator is safely clamped by diode DN110:1 to a maximum of about 8.6V.
The OVP circuit 120 is latched on, even after the fault condition is clear, by virtue of the feedback action of diode DN111:2. This feedback keeps the inverting terminal voltage of the comparator UI10:A above the reference voltage VnF, thereby keeping transistor Q111:A
on.
The OVP latch is cleared by briefly driving the microprocessor port OVP_RESET
high, thereby turning transistor Q111:B on and driving pin 2 of comparator U110:A below the reference voltage VREF, thereby driving the output of the comparator U110:A to high impedance.
WO 413/11oi550 PCT/llSe2/21059 In order to prevent an oscillatory condition from occurring between over voltage protection and over current protection when one protection circuit trips, the other protection circuit is locked out. When over voltage protection circuit 120 activates, over current protection circuit 130 is disabled via diode DN120. The anode of DN120 will be at approximately 7.4V when the over voltage protection circuit 120 is activated, and this will hold the non-inverting terminai of the over current protection comparator U110:B high enough above the reference voltage VREF, even if the over current protection circuit 130 tries to pull the non-inverting terminal low. This effectively disables the over current protection comparator Ui 10:B.
During an over current fault condition, as the current through the MOSFETs increases, the voltage across resistor R109 (in output circuit 160) increases. As the voltage approaches 0.6V, either transistor Q120:A or Q120:B will begin to turn on depending on the direction of current flow. The turn on of the transistors Q120:A, Q120:B will pull the non-inverting terminal of the comparator U110:B down below the reference voltage VnF, thereby switching the comparator's output low. This low output quickly turns off the MOSFETs Q10I and Q102 through diode DN120:1 and resistor R128. Noise filtering is provided by resistors R124 and R121, and capacitors C120, C121, and C122.
The over current protection circuit 130 is latched on, even after the fault condition has cleared, by virtue of the feedback action of diode DN 120:2. This feedback keeps the non-inverting terminal of the comparator U110:B below the reference voltage VREF, thereby keeping the output low. The over current protection circuit is reset when Gate Drive Complement goes high, turning on traisistor Q123:B (in output circuit 160), which then turns on transistor Q123:A, thereby driving the non-inverting terminal of the comparator U110:B to 8V and clearing the latch.
When the over current protection circuit 130 activates, the over voltage protection circuit 120 is disabled via diode DN110. When the output of the over current protection comparator Ul 10:B goes low, the inverting terminal of the over voltage protection comparator U110:A is pulled to approximately 0.8V, thereby preventing the over voltage protection circuit from activating.
The voltage comparators Ul 10:A and U110:B provide fast reaction speed and accuracy and work well across a wide temperature range. Each comparator has a specified WO 113/IN155511 PCT/US02/2 t 0S9 typical response time of about 1.5 sec with about a 5 mV overdrive. The input offset voltage has a specified typical value of about 2.0 mV at 25 C. The input to output response time of the comparators with inputs driven to the rails is about 90 nanosec. In the over current protection circuit 130, the time from the input VREF crossing to the MOSFET's 90% off point was measured to be about 3.5 sec. In the over voltage protection circuit 120, the time from the input VRFF crossing to the MOSFET's 90% on point was measured to be about
FIELD OF THE INVENTION
The present invention relates in general to electronic control circuits and systems, and more particularly, to lighting control circuits and systems.
BACKGROUND OF THE IlWENTION
There are many applications where it is desirable to control the amount of average electrical power delivered to a load. One example of such an application is the use of a lighting dinuner to control the output of a lamp. A dimmer typically fnnctions by controlling the conduction of eun-ent through the load. A controllably conductive device is synchronized to the AC line voltage and is controUed to conduct for a predetermined interval in each half cycle of the AC line voltage. That is, the load only recxives power (is on) for a portion of the AC line voltage half cycle. The longer tho conduction time, the more power is de{ivered to the load. By the same logie, the shorter the conduction time, the less power that is delivered to the load.
There are primarily two methods for controlliag AC loads such as lighting loads, forward phase control and reverse phase control. A controllably conductive device is a device whose conduction can be oontr+olled by an extemai signal. These ine-Nde devices such as metal oxide semi-conductor field effect transistozs (MOSFET), insulated gate bi-polar aransistors (IGBT), bi-polar junction transistors (BJT), triaas, silicon controlled raetifiers (SCRs), relays, switches, vacuum tubes and the like. These two control methods utilize the conduetive and non-conductive atatos of a controllably conductive device to control the power in a load and synchronize the conduction and non-conduction of the controllably conductive devices to zero crosses of the source of AC line voltage.
The method of forward phase control, as shown in Figure 13, synchronizes a controllably conductive device to the source of AC power and controls the controllably conductive device to be non-conductive over the first portion of an AC line voltage half cycle, then controls the controllably conductive device to be conductive over the remaining portion of the AC line voltage half cycle. In the method of reverse phase control, as shown in Figure 14, the periods of non-conduction and conduction are reversed with respect to time. That is to say, the controllably conductive device is controlled to be conductive during the first portion of the AC line voltage half cycle followed by a period of non-conduction in the same half cycle. The method of reverse phase control is often used for operation of capacitive loads such as electronic transformers.
In forward phase control based control systems the controllably conductive device is often a triac or an SCR. These devices can be controlled to be non-conductive or conductive.
However, if they are controlled to be conductive, they can only be niade non-conductive by allowing the current through them to go to zero. Due to this characteristic, these types of controllably conductive devices are not used for reverse phase control based control systems where the ability to enable and disable conduction is required.
Electronic controls need to derive a power supply in order to power their associated electronics. Additionally, many controls require line frequency related timing information.
Controls which only have two power terminals have one of these terminals (the hot terminal) connected to a hot wire of a source of AC power and the other terminal (the dimmed hot temiinal) connected to a first terminal of a load. Controls with this type of connection are often referred to as "two wire" controls. Two wire controls which are connected in series with their loads must charge their power supplies and obtain tiniing information through this load.
The load can often have a wide range of input impedance. As such, the operation of the power supply and timing circuit is often compromised in the two wire connection scheme.
However, a two wire connection is necessary when the control is wired 'ui an application where a neutral wire is not available.
Controls which have connections to the hot wire, load, and neutral wire are often referred to as "three wire" controls. When a neutral wire from the source of AC power is available for connection to a neutral terminal of the control, the power supply and zero cross information can be derived independently of the connected load, thereby enhancing performance. In many applications, a neutral wire from the source of AC power is not available. Therefore, a control is needed that can operate correctly as either a two wire or WO o3Nw1i5.~- FCTlUS62l21e049 ffiree wire eontrol, thereby allowing the control to be used in a broad range of field applications with gteat flexibility.
Prior art for developing a non-isolated low voltage power supply from a high voltage source, such as the AC line voltage, used circuits such as a cat ear power supply. Such a system would conduct at or near the line voltage zero cross so as to recharge an energy storage capacitor. Such systems typically operate properly in the region about t millisecond from the zero crossing of the line voltage. Operation outside that time window can cause excessive power to be dissipated in the power supply.
The cat ear power supply has rela6vely high peak and high average input currents with respect to the average current supplied to the conna,~ted DC load. This high average input cutrent presents a sigaificant problem when this supply technology is used with electronic low voltage (ELV) load types on phase control dimmers connected in a two wire mode. A supply for low voltage control circuitry is needed that has low average input cuereats through the high voltage load. Also, typical prior art power supplies have been relatively inefficient so that they require higher average input eurrents to supply the power requirements of typical prior art dimmers.
Another disadvantage of prior art power supplies for lighting control devices is that power losses in the power supplies increase with the amount of current required to be delivered by the power supply. The trend in modern lighting controls is to incorpocnte more features and functionality. These feahms and functionality require ever increasing amounts of current to be delivered by the power supply. Hence, it is desired to provide a power supply for a lighting control able to efficiently supply greater amounts of eurrent than are presently available from typical prior art power supplies without the power losses associated with such prior art power supplies.
There are a variety of fault conditions to which lighting controls may be subject, including, for example, over voltage and over current conditions. Over voltage conditions can be caused by, for example, the turning on and off of nearby and connected magnetic loads, capacitive coupling to parallel wire nms with sharp transient loads, lightning strifces, etc.
Over current conditions can be caused by, for example, short circuited loads, eonnected loads exceeding the contrors rating, mis-wire conditions, etc. Semiconductor devices, such as MOSFETs, have limits as to how much voltage and cun:ent they can withstand without WO 113/iN155.511 PCT/US112/211K9 failure. In order to protect a control that uses these semiconductor dei~ices from failure, these limits are preferably never exceeded. Fast detection of fault conditions, and fast reaction thereto is desirable in order to protect these devices.
In contrast, during normal operation, the rates of tra-isition between conductive and non-conductive states of these semiconductor devices are controlled to be slow. These slow rates of transition are used, for example, to limit the voltage and current waveforms as seen by the load, to comply with radiated and conducted radio frequency interference (RFI) limits, or to liniit voltage ringing caused by inductive power wiring. However, these slow rates of transition during normal operation are too slow for adequate protection of these semiconductor devices. Thus, there is a need for protection circuitry that operates to cause fast rates of transition under fault conditions, while still allowing these semiconductor devices to be operated with slow rates of transition under normal operating conditions.
SUMMARY OF THE PRESENT INVENTION
The present invention is directed towards an apparatus in an electronic control system which will allow two or three wire operation. According to aspects of the invention, the apparatus employs a high efficiency power supply which can supply power to the operating circuitry of the electronic control system in both two and three wire installations.
According to another aspect of the invention, the apparatus employs a detector that detects the presence of a neutral wire connection and outputs a signal responsive to the detected neutral wire connection to cause the electronic control system to operate in a two wire mode when the neutral wire connection is absent and to operate in a three wire mode when the neutral wire connection is present.
According to other aspects of the invention, the apparatus employs a zero cross detector which can operate in both two and three wire modes. In an embodiment, the zero cross detector coniprises a hot zero cross detector that generates a hot zero cross signal and a neutral zero cross detector that generates a neutral zero cross signal, and a microprocessor responsive to the zero cross signals to cause the apparatus to operate in one of the two wire and three wire modes.
According to yet another aspect of the invention, the apparatus employs a system for stabilizing the zero crossing signal received by the electronic control system when the system is operating electronic low voltage transformer connected loads.
Another embodiment of the present invention is directed toward the protection of controllably conductive devices such as semiconductor devices like MOSFETs and IGBTs used in an electronic control system. Over voltage circuitry senses an over voltage condition across a controllably conductive device which is in the non-conductive state and controls the controllably conductive device to be conductive so as to remove the over voltage condition.
Over current circuitry senses when the current through a controllably conductive device has exceeded a predetermined current threshold and controls the controllably conductive device to be non-conductive so as to ensure the safe operating area of the controllably conductive device is not exceeded. The protection circuitry output is desirably configured such that it can bypass and override the normal control path of the controllably conductive device and cause the controllably conductive device to transition rapidly between conduction and non-conduction states.
According to further aspects of the invention, latching circuitry is employed to keep the results of the protection circuitry in effect even after the fault condition has cleared.
Lockout circuitry is used to prevent one protection circuit from tripping after the other protection circuit has already tripped froni a particular fault condition.
The foregoing and other aspects of the present invention will become apparent from the following detailed description of the invention when considered in conjunction with the acconipanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
For the purpose of illustrating the invention, there is shown in the drawings an embodiment that is presently preferred, it being understood, however, that the invention is not limited to the specific methods and instrumentalities disclosed. In the drawings:
Figure 1 is a high level block diagram of an exemplary system in accordance with the present invention;
Figure 2 is a block diagram of an exemplary control system in accordance with the present invention;
Wo 113i1N15550 PCTIUSII2/210i9 Figure 3 is a circuit schematic diagram of a portion of an exemplary control system in accordance with the present invention;
Figure 4 is a circuit schematic diagram of another portion of an exemplary control system in accordance with the present invention;
Figure 5 is a circuit schematic diagram of another portion of an exemplary control system in accordance with the present invention;
Figure 6 is a circuit scliematic diagram of another portion of an exemplary control system in accordance with the present invention;
Figure 7 is a siunplified block diagram of an exemplary transistor driver in accordance with the present invention;
Figure 8 is a simplified block diagram of an exemplary zero cross detector in accordance with the present invention;
Figure 9 is a simplified schematic diagram of an exemplary steering circuit in accordance with the present invention;
Figure 10 is a simplified schematic diagram of an exemplary system used for elirninating false indication of zero crossing in accordance with the present invention along with exemplary timing diagrams;
Figure 11 is a circuit schematic diagram of an exemplary load for use with the present invention;
Figure 12 is a block diagram of an exemplary system comprising a low voltage power supply in parallel to a high voltage controllably conductive device in accordance with the present invention;
Figure 13 is a diagram which illustrates an exemplary forward phase control waveform; and Figure 14 is a diagram which illustrates an exeniplary reverse phase control wavefonn.
DESCRIPTION OF EXEMPLARY EMBODIMENTS AND BEST MODE
An embodiment of the present invention is directed to an electronic control system and in particular a lighting controller that can automatically detennine whether to operate in two wire mode or three wire mode (i.e., to operate with or without a neutral wire connection). The controller senses whether there is a neutral wire connection to the electronic control system WO 1131IN155.50 PCTIUS112/211159 and adjusts its operation accordingly. The electronic control system automatically selects and continuously monitors the connection scheme. An embodiment is directed toward an electronic control system such as a lighting controller or dimmer; however, the invention has broader application in other electronic controls.
Figure 1 is a high level block diagram of an exemplary system in accordance with the present invention. An electronic control system 100, also referred to herein as a lighting controller or a dimmer, is preferably connected between an input source, such as an AC line voltage, and a first terminal of a load 200, such as an incandescent lamp or an electronic low voltage (ELV) transformer with a connected lamp load. A typical AC line voltage comprises a 120 volt, 60 Hz, single phase power source. The AC line may also comprise a 220 to 240 volt, 50 Hz single phase power source, or the like.
The electronic control system 100 comprises a hot terminal, a dimmed hot terminal, and a neutral terminal which is optionally connected to the neutral wire of the AC line. The neutral wire of the AC line is also connected to a second terminal of the load 200.
The electronic control system 100 controls the flow of current to the load 200 using either forward phase control or reverse phase control based on a predetennined selection. For electronic low voltage loads, it is desirable to operate with reverse phase control because electronic low voltage loads have a capacitive input impedance. If forward phase control is used to control electronic low voltage loads, a large transient current can flow when the controllably conductive device of the electronic control system transitions from a non-conductive to a conductive state.
The electronic control system 100 detects whether the neutral wire is connected and adjusts its operation accordingly. In particular, as described in fiuther detail below a microprocessor monitors the output of a detector, and determines which of two wire or three wire mode should be used by the electronic control system to control the connected load.
Figure 2 is a block diagram of an exemplary electronic control system 100, and Figures 3, 4, 5, and 6 are circuit schematic diagrams of various portions of an exemplary electronic control system 100. The electronic control system 100 comprises a zero cross detector 110, an over voltage protection circuit 120, an over current protection circuit 130, a power supply 150, output circuit 160, and a microprocessor 190. The hot terminal and neutral WO 03/{N155SN PCTJlIS02121159 terminal are connected to the zero cross detector 110, and the dimmed hot terminal is provided to the over voltage protection circuit 120.
The power supply 150 is preferably a switching power supply with high efficiency (e.g., an efficiency above about 50%). More particularly, with respect to Figure 3, the power supply 150 is supplied with sufficient energy in both the two wire mode and three wire mode.
The diodes Dl, D2, D60, D61, and the two body diodes of the MOSFETs Q101 and Q102 (in output circuit 160 shown in Figure 5) form a full wave bridge for power supply current to flow in both AC line voltage half cycles.
In the case of an electronic control system with the neutral terminal connected to the neutral wire of the AC line voltage (three wire mode), the bus capacitor C 10 of the power supply 150 charges by drawing current from the source of AC power through the hot wire and neutral wire in the negative half cycle of the AC line voltage and through the hot wire and the load in the positive half cycle of the AC line voltage. In the case of a two wire mode, the bus capacitor C10 is charged in both half cycles through the load when the absolute value of the AC line voltage is greater than the bus capacitor voltage VBUs and the controllably conductive devices are non-conductive. The diode D10 of Figure 3 prevents the bus capacitor C10 from discharging through other connected circuitry. The bus capacitor C 10 is used as a source of high voltage DC to power an efficient power converter to provide low voltage DC to operate the control circuits of the electronic control system.
The efficient power converter operates as follows using the well known buck converter topology. The efficient power converter includes the following principal components U10, L10, C13, and a regulation circuit including principal components Ul 1, Z10, and R12. When the voltage across capacitor C13 is below the voltage threshold detennined by the series combination of zener Z 10 and the LED diode drop of optocoupler Ul 1, current will not flow through those components, thus the opto-coupled transistor of optocoupler U11 will be off. When the transistor is off, no current can flow from the enable pin 4 of controller U10 (such as, for example, a TNY253 IC manufactured by Power Integrations, Inc. San. Jose, Califomia) to its source pin 2,3, thereby enabling controller U10 to begin switching in order to raise the output voltage level of C13. The controller U10 will then turn on its internat MOSFET, thereby allowing cun-ent to flow from the drain to the source, through the inductor L10 and into the output capacitor C13. The rate of rise of this current is limited by the inductance of inductor L10. When the current in the internal MOSFET reaches the intemally set threshold of controller U10, the internal MOSFET is turned off. The current will continue to flow around the loop defined by inductor L10, capacitor C13, and diode DI I
until the current in the inductor reaches zero. This switching cycle is repeated at a maxiniunl rate of 44 kHz as set by controller U10, until the voltage across capacitor C13 exceeds the voltage threshold detetmined by the series combination of zener Z10 and the LED diode drop of optocoupler Ul 1. When this voltage threshold is exceeded, current will begin to flow through those components, thereby turning the opto-coupled transistor of optocoupler UI 1 on.
When this transistor turns on, the enable pin 4 of controller U10 is thereby connected to the source pin 3, and in accordance with the operation of controller U 10, switching is terminated.
Additionally, the enable pin 4 can be used to select a running or non-running mode of the power supply. This pin can be used to constrain the operation of the power supply to selected times of the AC line voltage half cycle. Since switch mode power supplies generate electrical noise, it is advantageous to constrain the operation of the power supply to times when other noise sensitive circuits are not operating.
In prior electronic control systems which include a power supply utilizing a high frequency switching converter, the power supply is connected to draw current directly from a low inipedance source such as an AC line voltage. In the apparatus of an embodinient of the invention, the power supply, utilizing a high &equency switching converter, draws current through the load which may typically have a high impedance.
It is desirable to provide an over voltage protection circuit 120 and an over current protection circuit 130 that will sense and react to an over voltage across or an over current condition through a controllably conductive device in an electronic control system to protect the electronic control system from damage.
Circuit details of an exemplary over voltage protection circuit 120 and an exemplafy over current protection circuit 130 are shown in Figure 4. At startup, a reference voltage VanF
for the comparators U110:A, Ul 10:B is derived from the 8V MOSFET drive rail, Vc, through the current limiting resistor R114, voltage regulating zener Zl 11, and a noise decoupling capacitor C1 I 1. It is desirable to power the comparators in IC Ul 10 with 8V
as opposed to 5V to allow the use of a sharp-knee 5.6V zener as the reference voltage to which the detection WO 413/INIS.iS11 PCTlUSU2121859 cirouits are compared. A well regulated voltage reference tightens the tolerancing window on the detection circuits.
Figure 7 contains a simplified block diagram of an exemplary output circuit.
Circuit details of an exemplary output circuit 160 are shown in Figure S. It is well imown that the rate of transition betwea the states of conduction for a MOSFET can be controlled by selecting the impedance of the drive circuit. Tle higher the impedance the slower the transition rate. The output transisWrs Q101 and Q102 are driven through higb impedance path 165, during normal operation, and through low impedance path 162 (Figure 4) during a fault condition. The microprocessor 190 is connected to the high impedance path 165 and the protection circuits 120, 130. The protection circuits 120, 130 are also connected to the low impedance path 162. When the protection circuits 120,130 detect a fault, the low impedance path 162 is activated. The low impedance path 162 is only active when a fault is detected.
The fault path overrides the stormai path provided by the high impedance path 165.
In normal operation, the high impedance path 165 is used. The transistors QI01 and Q102 are turned on through resistors R103 and R104, and are tumed off through resistor R104. During normal operation, transistor control is provided by two microprocessor ports, Gate Drive and Gate Drive Complement (shown in Figure 6). To turn on the MOSFETs Q101 and Q 102, Gate Drive is driven high, thereby turning on transistor Q I00:B
(shown in Figure 5), thereby turning on transistor Q100:A, which applies 8V to the gates of MOSFETs QI Ol and Q102 through a resistancce set by the series combination of resistors R103 and R104.
When Gate Drive is high, Gate Drive Complement is low thereby tunning off transistor Q123:B, thus opening the current path from 8V to circuit common.
To turn off the MOSFETs Q101 and Q102, Oate Drive is pulled low, thereby turning off transistor Q100:B, thereby turning off transistor Q100:A, opening the current path from the 8V rail to the gates of MOSFETs Q101 and Q102 gates. Gate Drive Complement is driven high, uuning on transistor Q123:B, thereby disaharging the gates of MOSFETs QIOI
and Q102 tt~nugh the resistor R104.
The MOSFETs Q101 and Q102 get driven tlnough the high impedance path to reduce RFI emissions duting normal operation. During a fault conditiam, the MOSFETs Q101 and Ql 02 are driven through the low impedance patb to shut them down quiekly.
WO 030155550 PCT/l1S112/21059 During normal operation, the voltage on the inverting input temdnal of comparator U110:A (the Over voltage protection circuit (OVP) comparator) is less than the reference voltage of 5.6V so the output of this comparator U110:A is high impedance.
This high iinpedance will keep the transistor Q 111:A off and the MOSFETs Q 101 and Q
102 are unaffected. The microprocessor port OVP_RESET (shown in Figure 6) is low whenever the MOSFETs Q101 and Q102 are off, thereby turning offtransistor Q111:B and enabling the detector.
Additionally, the reference voltage on the inverting tenninal of comparator Ul 10:B
(the Over current protection circuit (OCP) comparator) is less than the 8V on the non-inverting terminal so the output of this comparator Ui 10:B is high impedance and the MOSFETs Q 101 and Q102 are unaffected. Diodes DN I 11: I and DN 120: l provide isolation between the MOSFETs QIUI and Q102 and the protection circuitry 120, 130.
During an over voltage fault condition, as the voltage across the MOSFETs QIOI
and Q102 rises so does the divided down voltage at resistors R110 and RI l 1's common node.
When this node's voltage, which is also connected to comparator U110:A's inverting terrainal, exceeds the reference voltage VREF, the output of the comparator U110:A will pull low, thereby turning on transistor Q 111:A, thereby applying drive voltage to the gates of MOSFETs Q101 aixi Q102 via a low impedance path set by resistor R129. The low impedance path allows the MOSFETs Q101 and Q102 to turn on at a faster rate than during the normal mode of operation. Because voltage transients can be on the order of several thousand volts, the input voltage to the OVP comparator is safely clamped by diode DN110:1 to a maximum of about 8.6V.
The OVP circuit 120 is latched on, even after the fault condition is clear, by virtue of the feedback action of diode DN111:2. This feedback keeps the inverting terminal voltage of the comparator UI10:A above the reference voltage VnF, thereby keeping transistor Q111:A
on.
The OVP latch is cleared by briefly driving the microprocessor port OVP_RESET
high, thereby turning transistor Q111:B on and driving pin 2 of comparator U110:A below the reference voltage VREF, thereby driving the output of the comparator U110:A to high impedance.
WO 413/11oi550 PCT/llSe2/21059 In order to prevent an oscillatory condition from occurring between over voltage protection and over current protection when one protection circuit trips, the other protection circuit is locked out. When over voltage protection circuit 120 activates, over current protection circuit 130 is disabled via diode DN120. The anode of DN120 will be at approximately 7.4V when the over voltage protection circuit 120 is activated, and this will hold the non-inverting terminai of the over current protection comparator U110:B high enough above the reference voltage VREF, even if the over current protection circuit 130 tries to pull the non-inverting terminal low. This effectively disables the over current protection comparator Ui 10:B.
During an over current fault condition, as the current through the MOSFETs increases, the voltage across resistor R109 (in output circuit 160) increases. As the voltage approaches 0.6V, either transistor Q120:A or Q120:B will begin to turn on depending on the direction of current flow. The turn on of the transistors Q120:A, Q120:B will pull the non-inverting terminal of the comparator U110:B down below the reference voltage VnF, thereby switching the comparator's output low. This low output quickly turns off the MOSFETs Q10I and Q102 through diode DN120:1 and resistor R128. Noise filtering is provided by resistors R124 and R121, and capacitors C120, C121, and C122.
The over current protection circuit 130 is latched on, even after the fault condition has cleared, by virtue of the feedback action of diode DN 120:2. This feedback keeps the non-inverting terminal of the comparator U110:B below the reference voltage VREF, thereby keeping the output low. The over current protection circuit is reset when Gate Drive Complement goes high, turning on traisistor Q123:B (in output circuit 160), which then turns on transistor Q123:A, thereby driving the non-inverting terminal of the comparator U110:B to 8V and clearing the latch.
When the over current protection circuit 130 activates, the over voltage protection circuit 120 is disabled via diode DN110. When the output of the over current protection comparator Ul 10:B goes low, the inverting terminal of the over voltage protection comparator U110:A is pulled to approximately 0.8V, thereby preventing the over voltage protection circuit from activating.
The voltage comparators Ul 10:A and U110:B provide fast reaction speed and accuracy and work well across a wide temperature range. Each comparator has a specified WO 113/IN155511 PCT/US02/2 t 0S9 typical response time of about 1.5 sec with about a 5 mV overdrive. The input offset voltage has a specified typical value of about 2.0 mV at 25 C. The input to output response time of the comparators with inputs driven to the rails is about 90 nanosec. In the over current protection circuit 130, the time from the input VREF crossing to the MOSFET's 90% off point was measured to be about 3.5 sec. In the over voltage protection circuit 120, the time from the input VRFF crossing to the MOSFET's 90% on point was measured to be about
2.0 sec.
Figure 8 is a simplified block diagram of an exemplary zero cross detector 110. The zero cross detector 110 comprises a hot zero cross detector 112 that provides a hot zero cross detection signal and a neutral zero cross detector 115 that provides a neutral zero cross detection signal when the neutral tennina( is connected to a neutral wire. The microprocessor 190 monitors the output of the detectors 112 and 115. If a neutral zero cross detection signal is sensed by the microprocessor 190, it is determined that the connection is a three wire connection and the three wire mode is activated in which the neutrai zero cross detection signal from the neutral detector 115 is used for timing. Otherwise, it is detemined that the connection is a two wire connection and the two wire mode is activated in which the hot zero cross detection signal from the hot detector 112 is used for timing.
Regarding the zero crossing detector 110, an example of which is shown in fiuthher detail in Figure 3, generation of the hot zero cross detection signal, which is used in the two wire mode, is accomplished via the hot zero cross detector 112 which is connected betwcen the hot terminal and circuit conunon. Circuit common is connected to the dimnied hot terminal through the body diode of MOSFET Q102 and is connected to the hot terminal through the body diode of MOSFET Q101. Circuit common will have the same potential as the dimmed hot terminal during the positive half cycle of the AC line voltage and will have the same potential as the hot terminal during the negative half cycle of the AC line voltage.
Resistors R63 and R64 divide down the voltage between hot and circuit common.
When this divided down voltage reaches about 0.6V, transistor Q60:A will turn on, thereby pulling the normally logic high microprocessor port, HOT_ZC (shown in Figure 6), to circuit common.
The microprocessor senses this transition and thereby acquires the zero cross timing information. In detector 112, capacitor C61 is a noise decoupling capacitor.
When the neutrai terminal of the electronic control system is connected to the neutral wire, it is desirable to acquire zero cross timing information from the neutral zero cross WO 03lIN155i11 PCTlUS112/2 Hi59 detector which is connected between the neutral terminal and hot terminal.
Acquiring zero cross timing information in this manner is independent of the connected load and is not subject to variations in the load which can cause zero crossing time shifts particularly in the cases of magnetic or capacitive loads. In addition, zero cross information can be acquired even when the electronic control system is applying full line power to the load. When full power is being delivered to the load 200, the hot zero cross detector 112 does not produce a signal because the hot terminal and the dimmed hot terminal are at substantially the same potential and thus there is substantially no voltage between the hot terminal and circuit common.
The neutral zero cross detector 115 creates transitions in the same manner as the hot zero cross detector 112 but the output signals are connected to the NEUT ZC
microprocessor port. The neutral zero cross detector 115 employs two diodes that the hot zero cross detector 112 does not: diode D60 protects the base emitter junction of transistor Q60:B
from exceeding its rated reverse voltage by blocking current flow wlien circuit common is at the same potential as the hot terminal; and diode D61 blocks current flow from the hot terminal, which would undesirably trigger the neutral zero cross detector 115 in the positive half cycle, when the MOSFETs Q10i and Q102 are non-conductive. The microprocessor 190 can be any type of microprocessor, such as a Motorola MC68HC908AB32, as shown in Figure 6.
The zero cross detector described above provides zero cross timing information as well as neutral wire connection information to the microprocessor. A separate neutral wire connection detector could be provided which is separate froni the zero cross detector described above. The primary function of a neutral wire connection detector is to indicate the presence of a neutral wire connection. The neutral wire connection detector can provide information to the microprocessor as to which of the two wire or three wire modes should be used. Other types of neutral wire connection detectors may be used, such as mechanical detectors, in which a mechanical sensor detects the presence of a neutral wire and provides information to the microprocessor as to the state of the neutral wire connection. A manual switch, or set of switches, such as a DIP switch could also be used to manually indicate the presence of a neutral wire connection.
Figure 9 is a simplified schematic diagram of an exemplary steering circuit that charges the bus capacitor C 10 through the neutral terminal when a neutral wire is connected WO 1130155ri) PCTIUS021210;') (e.g., in three wire mode ). Capacitor C10 can be charged through multiple paths, from the hot terminal, neutral terminal, or dimmed hot terminal. The capacitor C 10 is charged from the hot terminal through diode D2, froni the neutral terniinal through diodes 60, 61, and through the dinuned hot terminal through diode D1.
Typical prior art two wire electronic control systems control the power delivered to a load by making the controllably conductive devices conductive for a single selected portion of each AC line voltage half cycle. Prior to the time of an expected zero crossing of the AC line voltage, circuitry is enabled that opens a detection window to receive a zero cross signal.
When the zero crossing signal is received, the electronic control system is synchronized to the AC line voltage and thus the conduction of the controllably conductive device is synchronized to the received zero crossing signal.
For an electronic control system operating in two wire mode, this control technique works well when the load impedance is primarily resistive. When this technique is used with electronic low voltage lighting loads a problem arises due to the complex input impedance of the electronic low voltage transformer. Typical electronic low voltage transformers operate by chopping the voltage applied to their input terminals at a high frequency and stepping down the chopped voltage through a high frequency transformer. The circuitry to perfomi this chopping action operates in different modes depending on the input voltage to the electronic transformer. When the input voltage is low, typically less than about 60 volts, the chopper circuit is not running and the input impedance of the transformer is very high and the input capacitor of the electronic transformer holds the actaal value of the voltage on the transformer when the chopping action ceases. When the line voltage reaches about 60 volts, the chopper circuit begins running and the input impedance essentially drops to the impedance presented by the connected lamp load. Additionally, during the period when the chopper is not rnnning, the input capacitor is susceptible to charging via any leakage path through the electronic control system. Since the leakage currents are variable and based on multiple parameters, the charging of the input capacitor of the electronic transformer is highly variable.
This results in a variable voltage being present on the input capacitor of the electronic low voltage transformer at the start of an AC line voltage half cycle, effectively causing a variance in the initial conditions for the operation of the electronic low voltage transformer on a half cycle to half cycle basis. This variation interacts with the zero crossing detection circuitry of WO (13/4N)55511 PCT/US02/21o59 a typical two wire phase control electronic control system, such as that of a lighting controller, so as to cause an instability in the zero crossing signal. This instability in the zero crossing signal introduces an instability in the conduction time of the controllably conductive devices and thus a flicker effect in the connected lamp load.
In order to stabilize the zero crossing signal available in two wire mode for an electronic control systeni operating an electroiiic low voltage transformer, it is necessary to stabilize the initial voltage condition of the input capacitor of the electronic low voltage transformer near the zero crossing of an AC line voltage half cycle. It has been found that this can be accomplished by allowing a very brief period of conduction to occur near the time of the zero crossing of the AC line voltage half cycle. In one embodiment, the controllably conductive device in the electronic control system is controlled to be conductive for a duration of about 200 microseconds at a time about 1 millisecond before an AC line voltage zero crossing. This brief period of conduction when the AC line voltage is very low in absolute value effectively resets the input capacitor of the electronic low voltage transformer to a consistent initial condition and therefore stabilizes the zero crossing signal that is received in the electronic control system.
Figure 10 is a simplified block diagram of an exemplary circuit used for eliminating the instability of the zero crossing signal in accordance with the present invention along with exemplary timing diagrams.
For two wire operation, the transistors Q 10 l and Q 102 of output circuit 160 are controlled to be conductive for a predetermined length of time at a predetermined point in time of each AC line voltage half cycle, prior to a time when the niicroprocessor opens a zero crossing detection window. For three wire operation, the transistors Q101 and preferably remain conductive through the time of AC line voltage zero crossing.
The load 200 (such as an electronic low voltage transformer shown in circuit schematic form in Figure 11) is connected to the electronic control system 100. The load 200 comprises capacitors C1, C2 that get charged, and the voltage on these capacitors affects the operation of the electronic low voltage transformer operation and the zero crossing signal received by the electronic control system 100. In two wire mode, the zero crossing of the AC
line voltage is detected by measuring the voltage drop across the dinuner (VDImmER) from the hot terminal to the dimmed hot terminal. However, when the MOSFETs Q 101, Q
102 are non N'o 03/11055511 PCTlUSo2/211159 conductive, such as during the time preceding an AC line voltage zero crossing, the voltage drop across the dinuner is equal to the AC line voltage (VUNE) minus the voltage drop across the load 200 (VcoAD). Because of leakage cuirent through the dinuner, the capacitor C2 is able to charge toward some break-over voltage detennined by the diac in the load 200. This causes the dinuner voltage VDIMi,ER to be lower than it would be otherwise.
Undesirably, the load voltage VLOAD may not be consistent from one zero crossing detection window to the next, thereby causing the dimmer voltage VamMER to be inconsistent from one zero crossing detection window to the next. This problem can manifest itself to users as undesirable light flicker, especially at low ends when the lamp is dimmed.
Therefore, as previously discussed, to eliminate this problem in two wire mode, the transistors Q101 and Q102 are controlled to be conductive (FET gate drive high) for a predetermined time period (e.g., preferably at least about 200 sec, and more preferably about 250 to 300 psec) and then controlled to be non-conductive before the start of the next zero crossing detection window. The transistors Q101 and Q102 are controlled to be conductive at a line voltage sufficient to break-over the diac in the load 200. The transistors QI01 and Q102 are controlled to be non-conductive prior to the start of the zero crossing detection window. After the transistors Q101 and Q102 are controlled to be non-conductive, the microprocessor 190 opens or starts a zero crossing detection window and begins monitoring the zero cross detector 110 for the zero cross signal. Preferably, the zero crossing detection window is opened about 1 millisecond prior to where the zero cross signal is expected and closed about 2 milliseconds after being opened.
The minimum duration for which the MOSFETs Q 101, Q 102 are controlled to be conductive for the purpose of eliminating the instability of the zero crossing signal is determined by the desired effect upon a target set of electronic transformers for use with the electronic control system 100. That is, the MOSFETs must be on for a sufficient period of time, at a sufficiently high line voltage level, so that the control circuits in the target set of electronic transformers break over into conduction, thereby causing the voltage across the load to be returned to a consistent value from one zero crossing detection window to the next.
The maximum duration for which the MOSFETs Q101, Q102 are controlled to be conductive for the purpose of eliminating the instability of the zero crossing signal is determined by many factors, such as the effect on visible light output from any lamp driven by the electronic low WO 03NNISiiO rCT/US021214159 voltsge transformer, and switcbing and conduction losses in the MOSFETs. For example, the longer the MOSFETs are allowed to remain in conduction, the more likely it is that current may now through the load or that the light output may increase above a desired level.
The microprocessor 190 moniton; the line frequency and determines wltere the next zero crossing detection window will be opened. Preferably, the zero crossing detection window is opened at a time prior to the next expected AC line voltage zero crossing that is about 10 !o of the measured period of the AC line voltage half cycle. The advantageous stabilization of the zero cross signal desorn'bed above can also improve the operation of the electronic control system operating in three wire mode by elimineting the effects of any leakage currents from tUe electronic control system that flow tbrough the electronic low voltage transformer that may adversely effect ttu control circuits of the electronic control system. Additionally, since in three wire mode operatian of an electronic conhrol system the zero crossing signal is derived from the hot tayninal and the neutral tenninal, the controllably conductive devices can remain conductive through the time of the AC line voltage zero crossing while achieving the above mentioned advantageous effects of zero crossing stabifization.
Thus, for both two and three wire implemeataRioas, preferably, the zero crossing reference is reset regardless of the load. This provides a clear consistent zero crossing reference.
Figure 12 is a simplified schematic disgram of an exemplary high frequency switching power supply in parallel with controllably conductive devices Q 101,Q 102. T7u power supply 150 draws a low current tbrough the high voltage load 200 by using a switching converter to efficiently convert the high voltage across controllably conduaive devices Q
101,Q 102 to a low voltage supply voltage. The present embodiment comprises a combination of a switching converter connected in parallel with a pair of high voitage controllably oonductive devices.
The MOSFETs Q101,Q102 in Figure 12 represeat the high voltage controllably conductive devices. The gates of these devices Q101,Q102 are driven by control circuitry powered by the low voltage power supply 150. This combined systan, in this case, is controlling one or more electronic low voltage transformers (load 200).
To further describe aspects of the invention, a conventional linear regulator cat ear power supply used for prior art two wire mode dimmers is typically about 10Y.
efficient at WO 1131INIS54Q PCT/1IS112/2111.iy converting power from a high voltage source to a low voltage load (i.e., control circuitry), whereas the power supply of tb;e invention has an efficiency of about 75%. For electronic controls system requiring on the order of about 50 to 100 mW of power to operate their control circuits, about 0.5 to 1 watt of power would be dissipated in the power supply. In general, this has not been a significant issue. However, associated with the low efficiency of the cat ear power supply are high peak and average input currents into the power supply for a given average output current. Genenilly, the peak eurnnt into a cat ear power supply is at least 10 times the average output current. In the case of two wire mode diwmers, the peak cumnt drawn by a cat ear power supply through the connected load can cause the load to make audible noise, particularly in the off state when the load is expected to have no significant current flowing through it. The high average cuaent of the cat ear power supply when directed through an electronic low voltage transformer can cause flicker due to variations in the zero cross signal as described above. Additionally, the efficiency of the cat ear power supply deteriorates as the difference between input voltage and output voltage increases. Therefore, operating the cat ear power supply beyond about the first 1 millisecond of the AC line voltage after a zero crossing is a fundamental linzitation.
Tltis limit of available conduction time for the cat ear power supply correspondingly causes the input peak current to rise significantly if a small additional average output current is required.
In contrast to the disadvaatages of the prior art power supply, the power supply of the invention has many advantages. The efficieacy of the power supply is preferably about 75%.
Therefore, for a given power requirement of the power supply, the average and peak input currents of the power supply of the invention will be significantly lower than those of the prior ad power supply (e.g., the cat ear power supply). These lower input currents are especially advantageous when operating electronic low voltage transfonner type loads.
Indeed, even a power supply with an efficiency of about 50% represents a significant improvement. Further, the efficiency is reasonably independent of the difference between the input and ootptU voltage of the power supply. Hence, the power supply of the invention is not limited to operation around the time of the AC line voltage zero cross as is the prior art cat ear power supply. Indeed, one of the advantages of the power supply of the invention is the ability to draw input current throughout the duration of the AC line voltage half cycle.
WO 1-3/IN-SiSO PCT/lICO21210i9 The power supply of the invention preferably uses a buck converter configuration to accomplish the stepping down of the voltage. It will be apparent to one having ordinary skill in the art that other efficient high frequency switching regulators may be employed. Another such configuration is the flyback converter.
The invention may be embodied in the form of appropriate computer software, or in the form of appropriate hardware or a combination of appropriate hardware and software without departing from the spirit and scope of the present invention. Further details regarding such hardware and/or software should be apparent to the relevant general public.
Accordingly, further descriptions of such hardware andlor software herein are not believed to be necessary.
Although illustrated and described herein with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the invention.
Figure 8 is a simplified block diagram of an exemplary zero cross detector 110. The zero cross detector 110 comprises a hot zero cross detector 112 that provides a hot zero cross detection signal and a neutral zero cross detector 115 that provides a neutral zero cross detection signal when the neutral tennina( is connected to a neutral wire. The microprocessor 190 monitors the output of the detectors 112 and 115. If a neutral zero cross detection signal is sensed by the microprocessor 190, it is determined that the connection is a three wire connection and the three wire mode is activated in which the neutrai zero cross detection signal from the neutral detector 115 is used for timing. Otherwise, it is detemined that the connection is a two wire connection and the two wire mode is activated in which the hot zero cross detection signal from the hot detector 112 is used for timing.
Regarding the zero crossing detector 110, an example of which is shown in fiuthher detail in Figure 3, generation of the hot zero cross detection signal, which is used in the two wire mode, is accomplished via the hot zero cross detector 112 which is connected betwcen the hot terminal and circuit conunon. Circuit common is connected to the dimnied hot terminal through the body diode of MOSFET Q102 and is connected to the hot terminal through the body diode of MOSFET Q101. Circuit common will have the same potential as the dimmed hot terminal during the positive half cycle of the AC line voltage and will have the same potential as the hot terminal during the negative half cycle of the AC line voltage.
Resistors R63 and R64 divide down the voltage between hot and circuit common.
When this divided down voltage reaches about 0.6V, transistor Q60:A will turn on, thereby pulling the normally logic high microprocessor port, HOT_ZC (shown in Figure 6), to circuit common.
The microprocessor senses this transition and thereby acquires the zero cross timing information. In detector 112, capacitor C61 is a noise decoupling capacitor.
When the neutrai terminal of the electronic control system is connected to the neutral wire, it is desirable to acquire zero cross timing information from the neutral zero cross WO 03lIN155i11 PCTlUS112/2 Hi59 detector which is connected between the neutral terminal and hot terminal.
Acquiring zero cross timing information in this manner is independent of the connected load and is not subject to variations in the load which can cause zero crossing time shifts particularly in the cases of magnetic or capacitive loads. In addition, zero cross information can be acquired even when the electronic control system is applying full line power to the load. When full power is being delivered to the load 200, the hot zero cross detector 112 does not produce a signal because the hot terminal and the dimmed hot terminal are at substantially the same potential and thus there is substantially no voltage between the hot terminal and circuit common.
The neutral zero cross detector 115 creates transitions in the same manner as the hot zero cross detector 112 but the output signals are connected to the NEUT ZC
microprocessor port. The neutral zero cross detector 115 employs two diodes that the hot zero cross detector 112 does not: diode D60 protects the base emitter junction of transistor Q60:B
from exceeding its rated reverse voltage by blocking current flow wlien circuit common is at the same potential as the hot terminal; and diode D61 blocks current flow from the hot terminal, which would undesirably trigger the neutral zero cross detector 115 in the positive half cycle, when the MOSFETs Q10i and Q102 are non-conductive. The microprocessor 190 can be any type of microprocessor, such as a Motorola MC68HC908AB32, as shown in Figure 6.
The zero cross detector described above provides zero cross timing information as well as neutral wire connection information to the microprocessor. A separate neutral wire connection detector could be provided which is separate froni the zero cross detector described above. The primary function of a neutral wire connection detector is to indicate the presence of a neutral wire connection. The neutral wire connection detector can provide information to the microprocessor as to which of the two wire or three wire modes should be used. Other types of neutral wire connection detectors may be used, such as mechanical detectors, in which a mechanical sensor detects the presence of a neutral wire and provides information to the microprocessor as to the state of the neutral wire connection. A manual switch, or set of switches, such as a DIP switch could also be used to manually indicate the presence of a neutral wire connection.
Figure 9 is a simplified schematic diagram of an exemplary steering circuit that charges the bus capacitor C 10 through the neutral terminal when a neutral wire is connected WO 1130155ri) PCTIUS021210;') (e.g., in three wire mode ). Capacitor C10 can be charged through multiple paths, from the hot terminal, neutral terminal, or dimmed hot terminal. The capacitor C 10 is charged from the hot terminal through diode D2, froni the neutral terniinal through diodes 60, 61, and through the dinuned hot terminal through diode D1.
Typical prior art two wire electronic control systems control the power delivered to a load by making the controllably conductive devices conductive for a single selected portion of each AC line voltage half cycle. Prior to the time of an expected zero crossing of the AC line voltage, circuitry is enabled that opens a detection window to receive a zero cross signal.
When the zero crossing signal is received, the electronic control system is synchronized to the AC line voltage and thus the conduction of the controllably conductive device is synchronized to the received zero crossing signal.
For an electronic control system operating in two wire mode, this control technique works well when the load impedance is primarily resistive. When this technique is used with electronic low voltage lighting loads a problem arises due to the complex input impedance of the electronic low voltage transformer. Typical electronic low voltage transformers operate by chopping the voltage applied to their input terminals at a high frequency and stepping down the chopped voltage through a high frequency transformer. The circuitry to perfomi this chopping action operates in different modes depending on the input voltage to the electronic transformer. When the input voltage is low, typically less than about 60 volts, the chopper circuit is not running and the input impedance of the transformer is very high and the input capacitor of the electronic transformer holds the actaal value of the voltage on the transformer when the chopping action ceases. When the line voltage reaches about 60 volts, the chopper circuit begins running and the input impedance essentially drops to the impedance presented by the connected lamp load. Additionally, during the period when the chopper is not rnnning, the input capacitor is susceptible to charging via any leakage path through the electronic control system. Since the leakage currents are variable and based on multiple parameters, the charging of the input capacitor of the electronic transformer is highly variable.
This results in a variable voltage being present on the input capacitor of the electronic low voltage transformer at the start of an AC line voltage half cycle, effectively causing a variance in the initial conditions for the operation of the electronic low voltage transformer on a half cycle to half cycle basis. This variation interacts with the zero crossing detection circuitry of WO (13/4N)55511 PCT/US02/21o59 a typical two wire phase control electronic control system, such as that of a lighting controller, so as to cause an instability in the zero crossing signal. This instability in the zero crossing signal introduces an instability in the conduction time of the controllably conductive devices and thus a flicker effect in the connected lamp load.
In order to stabilize the zero crossing signal available in two wire mode for an electronic control systeni operating an electroiiic low voltage transformer, it is necessary to stabilize the initial voltage condition of the input capacitor of the electronic low voltage transformer near the zero crossing of an AC line voltage half cycle. It has been found that this can be accomplished by allowing a very brief period of conduction to occur near the time of the zero crossing of the AC line voltage half cycle. In one embodiment, the controllably conductive device in the electronic control system is controlled to be conductive for a duration of about 200 microseconds at a time about 1 millisecond before an AC line voltage zero crossing. This brief period of conduction when the AC line voltage is very low in absolute value effectively resets the input capacitor of the electronic low voltage transformer to a consistent initial condition and therefore stabilizes the zero crossing signal that is received in the electronic control system.
Figure 10 is a simplified block diagram of an exemplary circuit used for eliminating the instability of the zero crossing signal in accordance with the present invention along with exemplary timing diagrams.
For two wire operation, the transistors Q 10 l and Q 102 of output circuit 160 are controlled to be conductive for a predetermined length of time at a predetermined point in time of each AC line voltage half cycle, prior to a time when the niicroprocessor opens a zero crossing detection window. For three wire operation, the transistors Q101 and preferably remain conductive through the time of AC line voltage zero crossing.
The load 200 (such as an electronic low voltage transformer shown in circuit schematic form in Figure 11) is connected to the electronic control system 100. The load 200 comprises capacitors C1, C2 that get charged, and the voltage on these capacitors affects the operation of the electronic low voltage transformer operation and the zero crossing signal received by the electronic control system 100. In two wire mode, the zero crossing of the AC
line voltage is detected by measuring the voltage drop across the dinuner (VDImmER) from the hot terminal to the dimmed hot terminal. However, when the MOSFETs Q 101, Q
102 are non N'o 03/11055511 PCTlUSo2/211159 conductive, such as during the time preceding an AC line voltage zero crossing, the voltage drop across the dinuner is equal to the AC line voltage (VUNE) minus the voltage drop across the load 200 (VcoAD). Because of leakage cuirent through the dinuner, the capacitor C2 is able to charge toward some break-over voltage detennined by the diac in the load 200. This causes the dinuner voltage VDIMi,ER to be lower than it would be otherwise.
Undesirably, the load voltage VLOAD may not be consistent from one zero crossing detection window to the next, thereby causing the dimmer voltage VamMER to be inconsistent from one zero crossing detection window to the next. This problem can manifest itself to users as undesirable light flicker, especially at low ends when the lamp is dimmed.
Therefore, as previously discussed, to eliminate this problem in two wire mode, the transistors Q101 and Q102 are controlled to be conductive (FET gate drive high) for a predetermined time period (e.g., preferably at least about 200 sec, and more preferably about 250 to 300 psec) and then controlled to be non-conductive before the start of the next zero crossing detection window. The transistors Q101 and Q102 are controlled to be conductive at a line voltage sufficient to break-over the diac in the load 200. The transistors QI01 and Q102 are controlled to be non-conductive prior to the start of the zero crossing detection window. After the transistors Q101 and Q102 are controlled to be non-conductive, the microprocessor 190 opens or starts a zero crossing detection window and begins monitoring the zero cross detector 110 for the zero cross signal. Preferably, the zero crossing detection window is opened about 1 millisecond prior to where the zero cross signal is expected and closed about 2 milliseconds after being opened.
The minimum duration for which the MOSFETs Q 101, Q 102 are controlled to be conductive for the purpose of eliminating the instability of the zero crossing signal is determined by the desired effect upon a target set of electronic transformers for use with the electronic control system 100. That is, the MOSFETs must be on for a sufficient period of time, at a sufficiently high line voltage level, so that the control circuits in the target set of electronic transformers break over into conduction, thereby causing the voltage across the load to be returned to a consistent value from one zero crossing detection window to the next.
The maximum duration for which the MOSFETs Q101, Q102 are controlled to be conductive for the purpose of eliminating the instability of the zero crossing signal is determined by many factors, such as the effect on visible light output from any lamp driven by the electronic low WO 03NNISiiO rCT/US021214159 voltsge transformer, and switcbing and conduction losses in the MOSFETs. For example, the longer the MOSFETs are allowed to remain in conduction, the more likely it is that current may now through the load or that the light output may increase above a desired level.
The microprocessor 190 moniton; the line frequency and determines wltere the next zero crossing detection window will be opened. Preferably, the zero crossing detection window is opened at a time prior to the next expected AC line voltage zero crossing that is about 10 !o of the measured period of the AC line voltage half cycle. The advantageous stabilization of the zero cross signal desorn'bed above can also improve the operation of the electronic control system operating in three wire mode by elimineting the effects of any leakage currents from tUe electronic control system that flow tbrough the electronic low voltage transformer that may adversely effect ttu control circuits of the electronic control system. Additionally, since in three wire mode operatian of an electronic conhrol system the zero crossing signal is derived from the hot tayninal and the neutral tenninal, the controllably conductive devices can remain conductive through the time of the AC line voltage zero crossing while achieving the above mentioned advantageous effects of zero crossing stabifization.
Thus, for both two and three wire implemeataRioas, preferably, the zero crossing reference is reset regardless of the load. This provides a clear consistent zero crossing reference.
Figure 12 is a simplified schematic disgram of an exemplary high frequency switching power supply in parallel with controllably conductive devices Q 101,Q 102. T7u power supply 150 draws a low current tbrough the high voltage load 200 by using a switching converter to efficiently convert the high voltage across controllably conduaive devices Q
101,Q 102 to a low voltage supply voltage. The present embodiment comprises a combination of a switching converter connected in parallel with a pair of high voitage controllably oonductive devices.
The MOSFETs Q101,Q102 in Figure 12 represeat the high voltage controllably conductive devices. The gates of these devices Q101,Q102 are driven by control circuitry powered by the low voltage power supply 150. This combined systan, in this case, is controlling one or more electronic low voltage transformers (load 200).
To further describe aspects of the invention, a conventional linear regulator cat ear power supply used for prior art two wire mode dimmers is typically about 10Y.
efficient at WO 1131INIS54Q PCT/1IS112/2111.iy converting power from a high voltage source to a low voltage load (i.e., control circuitry), whereas the power supply of tb;e invention has an efficiency of about 75%. For electronic controls system requiring on the order of about 50 to 100 mW of power to operate their control circuits, about 0.5 to 1 watt of power would be dissipated in the power supply. In general, this has not been a significant issue. However, associated with the low efficiency of the cat ear power supply are high peak and average input currents into the power supply for a given average output current. Genenilly, the peak eurnnt into a cat ear power supply is at least 10 times the average output current. In the case of two wire mode diwmers, the peak cumnt drawn by a cat ear power supply through the connected load can cause the load to make audible noise, particularly in the off state when the load is expected to have no significant current flowing through it. The high average cuaent of the cat ear power supply when directed through an electronic low voltage transformer can cause flicker due to variations in the zero cross signal as described above. Additionally, the efficiency of the cat ear power supply deteriorates as the difference between input voltage and output voltage increases. Therefore, operating the cat ear power supply beyond about the first 1 millisecond of the AC line voltage after a zero crossing is a fundamental linzitation.
Tltis limit of available conduction time for the cat ear power supply correspondingly causes the input peak current to rise significantly if a small additional average output current is required.
In contrast to the disadvaatages of the prior art power supply, the power supply of the invention has many advantages. The efficieacy of the power supply is preferably about 75%.
Therefore, for a given power requirement of the power supply, the average and peak input currents of the power supply of the invention will be significantly lower than those of the prior ad power supply (e.g., the cat ear power supply). These lower input currents are especially advantageous when operating electronic low voltage transfonner type loads.
Indeed, even a power supply with an efficiency of about 50% represents a significant improvement. Further, the efficiency is reasonably independent of the difference between the input and ootptU voltage of the power supply. Hence, the power supply of the invention is not limited to operation around the time of the AC line voltage zero cross as is the prior art cat ear power supply. Indeed, one of the advantages of the power supply of the invention is the ability to draw input current throughout the duration of the AC line voltage half cycle.
WO 1-3/IN-SiSO PCT/lICO21210i9 The power supply of the invention preferably uses a buck converter configuration to accomplish the stepping down of the voltage. It will be apparent to one having ordinary skill in the art that other efficient high frequency switching regulators may be employed. Another such configuration is the flyback converter.
The invention may be embodied in the form of appropriate computer software, or in the form of appropriate hardware or a combination of appropriate hardware and software without departing from the spirit and scope of the present invention. Further details regarding such hardware and/or software should be apparent to the relevant general public.
Accordingly, further descriptions of such hardware andlor software herein are not believed to be necessary.
Although illustrated and described herein with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the invention.
Claims (5)
1. A power controlling device for controlling the amount of power delivered from a source of power to a load comprising:
a first and a second main terminal, said first main terminal connectable to said source of power, said second main terminal connectable to said load to allow current to flow from said source of power to said load;
a power supply that draws a power supply current from said source of power and through said load, said power supply being a switching type power supply having an efficiency greater than 50%; and a third terminal connectable to the source of power, wherein:
the power control device operates in a two wire mode when there is not a connection to the third terminal;
the power supply current flows only between the first main terminal and the second main terminal when the apparatus is operating in the two wire mode;
the power control device operates in a three wire mode when there is a connection to the third terminal; and when the third terminal is energized by the source of power, a portion of the power supply current flows through the third terminal instead of through the load when the apparatus is operating in the three wire mode.
a first and a second main terminal, said first main terminal connectable to said source of power, said second main terminal connectable to said load to allow current to flow from said source of power to said load;
a power supply that draws a power supply current from said source of power and through said load, said power supply being a switching type power supply having an efficiency greater than 50%; and a third terminal connectable to the source of power, wherein:
the power control device operates in a two wire mode when there is not a connection to the third terminal;
the power supply current flows only between the first main terminal and the second main terminal when the apparatus is operating in the two wire mode;
the power control device operates in a three wire mode when there is a connection to the third terminal; and when the third terminal is energized by the source of power, a portion of the power supply current flows through the third terminal instead of through the load when the apparatus is operating in the three wire mode.
2. The power controlling device of claim 1, wherein said power supply is a buck converter type switching supply.
3. The power controlling device of claim 1, wherein said power supply is a flyback type switching supply.
4. The power controlling device of claim 1, further including a controllably conductive device connected to said first main terminal and said second mam terminal, wherein said power supply is operable during both times of conduction and non-conduction of said controllably conductive device.
5. The power controlling device of claim 1, wherein said power supply is constrained to run only during selected times of the AC line voltage half cycle.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US30350801P | 2001-07-06 | 2001-07-06 | |
| US60/303,508 | 2001-07-06 | ||
| CA002452486A CA2452486C (en) | 2001-07-06 | 2002-07-03 | Electronic control systems and methods |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002452486A Division CA2452486C (en) | 2001-07-06 | 2002-07-03 | Electronic control systems and methods |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2628211A1 CA2628211A1 (en) | 2003-01-16 |
| CA2628211C true CA2628211C (en) | 2014-09-16 |
Family
ID=39517456
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2628211A Expired - Lifetime CA2628211C (en) | 2001-07-06 | 2002-07-03 | Electronic control systems and methods |
Country Status (1)
| Country | Link |
|---|---|
| CA (1) | CA2628211C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5780120B2 (en) * | 2011-11-02 | 2015-09-16 | ブラザー工業株式会社 | Power supply system, image forming apparatus equipped with the power supply system, and small-capacity power supply circuit |
| CN102594304B (en) * | 2012-02-13 | 2014-12-03 | 华为技术有限公司 | Method and device for processing synchronization signal |
| US8917115B2 (en) | 2012-04-11 | 2014-12-23 | Marvell World Trade Ltd. | Zero crossing detector (ZCD) circuit |
| US9264028B2 (en) | 2012-12-20 | 2016-02-16 | Marvell World Trade Ltd. | Zero crossing detector using current mode approach |
-
2002
- 2002-07-03 CA CA2628211A patent/CA2628211C/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CA2628211A1 (en) | 2003-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2194637B1 (en) | Electronic control systems and methods | |
| AU2002346046A1 (en) | Electronic control systems and methods | |
| CA2628211C (en) | Electronic control systems and methods | |
| AU2008201336A1 (en) | Electronic control systems and methods |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20220704 |