CA2572954A1 - Architecture de processeur programmable - Google Patents

Architecture de processeur programmable Download PDF

Info

Publication number
CA2572954A1
CA2572954A1 CA002572954A CA2572954A CA2572954A1 CA 2572954 A1 CA2572954 A1 CA 2572954A1 CA 002572954 A CA002572954 A CA 002572954A CA 2572954 A CA2572954 A CA 2572954A CA 2572954 A1 CA2572954 A1 CA 2572954A1
Authority
CA
Canada
Prior art keywords
block
processor
performance
heterogenous
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002572954A
Other languages
English (en)
Inventor
Ramchandran Amit
Reid Hauser John, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
3Plus1 Technology Inc
Original Assignee
3Plus1 Technology, Inc.
Ramchandran Amit
Reid Hauser John, Jr.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 3Plus1 Technology, Inc., Ramchandran Amit, Reid Hauser John, Jr. filed Critical 3Plus1 Technology, Inc.
Publication of CA2572954A1 publication Critical patent/CA2572954A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7839Architectures of general purpose stored program computers comprising a single central processing unit with memory
    • G06F15/7864Architectures of general purpose stored program computers comprising a single central processing unit with memory on more than one IC chip
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001Arithmetic instructions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018Bit or string instructions
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
CA002572954A 2004-07-13 2005-07-12 Architecture de processeur programmable Abandoned CA2572954A1 (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US58769104P 2004-07-13 2004-07-13
US60/587,691 2004-07-13
US59841704P 2004-08-02 2004-08-02
US60/598,417 2004-08-02
PCT/US2005/024867 WO2006017339A2 (fr) 2004-07-13 2005-07-12 Architecture de processeur programmable

Publications (1)

Publication Number Publication Date
CA2572954A1 true CA2572954A1 (fr) 2006-02-16

Family

ID=35839807

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002572954A Abandoned CA2572954A1 (fr) 2004-07-13 2005-07-12 Architecture de processeur programmable

Country Status (5)

Country Link
EP (1) EP1779256A4 (fr)
JP (1) JP2008507039A (fr)
KR (1) KR20070055487A (fr)
CA (1) CA2572954A1 (fr)
WO (1) WO2006017339A2 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7856246B2 (en) 2007-03-21 2010-12-21 Nokia Corporation Multi-cell data processor
GB2474901B (en) * 2009-10-30 2015-01-07 Advanced Risc Mach Ltd Apparatus and method for performing multiply-accumulate operations
WO2014190263A2 (fr) 2013-05-24 2014-11-27 Coherent Logix, Incorporated Processeur de réseau de mémoire à optimisations programmables
JP6102528B2 (ja) 2013-06-03 2017-03-29 富士通株式会社 信号処理装置及び信号処理方法
KR102235803B1 (ko) * 2017-03-31 2021-04-06 삼성전자주식회사 반도체 장치

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9509989D0 (en) * 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Manipulation of data
US6331856B1 (en) * 1995-11-22 2001-12-18 Nintendo Co., Ltd. Video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing
US5909559A (en) * 1997-04-04 1999-06-01 Texas Instruments Incorporated Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width
US5878085A (en) * 1997-08-15 1999-03-02 Sicom, Inc. Trellis coded modulation communications using pilot bits to resolve phase ambiguities
GB2355443B (en) * 1997-08-22 2002-01-02 Jens Korsgaard Fluid swivel for oil production vessels and tanker vessels
JP2991694B1 (ja) * 1998-06-12 1999-12-20 日本放送協会 デジタル送信装置および受信装置
US6643332B1 (en) * 1999-07-09 2003-11-04 Lsi Logic Corporation Method and apparatus for multi-level coding of digital signals
US6539467B1 (en) * 1999-11-15 2003-03-25 Texas Instruments Incorporated Microprocessor with non-aligned memory access
US7313583B2 (en) * 2002-10-22 2007-12-25 Broadcom Corporation Galois field arithmetic unit for use within a processor

Also Published As

Publication number Publication date
EP1779256A4 (fr) 2007-11-28
WO2006017339A3 (fr) 2006-04-06
JP2008507039A (ja) 2008-03-06
KR20070055487A (ko) 2007-05-30
WO2006017339A2 (fr) 2006-02-16
EP1779256A2 (fr) 2007-05-02

Similar Documents

Publication Publication Date Title
US8880850B2 (en) Low power, high performance, heterogeneous, scalable processor architecture
EP1849095B1 (fr) Dispositif de traitement de donnees massivement parallele a faible latence
JP2001256038A (ja) 柔軟な乗算ユニットを有するデータ・プロセッサ
US8510534B2 (en) Scalar/vector processor that includes a functional unit with a vector section and a scalar section
US6711602B1 (en) Data processor with flexible multiply unit
US20120017066A1 (en) Low latency massive parallel data processing device
US8989242B2 (en) Encoding/decoding processor and wireless communication apparatus
WO2004040456A2 (fr) Memoire cache pour architecture a jeux d'instructions et indices de compression
CA2572954A1 (fr) Architecture de processeur programmable
WO2008027574A2 (fr) Accélérateur de traitement de flux
US20070198901A1 (en) Configurable interface for connecting various chipsets for wireless communication to a programmable (multi-)processor
CN101031904A (zh) 带有两类子处理器以执行多媒体应用的可编程处理器系统
US6889320B1 (en) Microprocessor with an instruction immediately next to a branch instruction for adding a constant to a program counter
US6728741B2 (en) Hardware assist for data block diagonal mirror image transformation
EP1102161A2 (fr) Unité de traitement de données ayant une unité de multiplication flexible
Moudgill et al. The sandblaster 2.0 architecture and SB3500 implementation
US7890566B1 (en) Microprocessor with rounding dot product instruction
Lin et al. An efficient VLIW DSP architecture for baseband processing
WO2006083768A2 (fr) Ordinateur de meme instruction, operation differente (sido) avec instruction courte et dispositifs d'envoi de code d'instruction par l'intermediaire de donnees
Mamidi et al. Instruction set extensions for software defined radio
Huo et al. High-throughput bit processor for cryptography, error correction, and error detection
Mayer-Lindenberg A modular processor architecture for high-performance computing applications on FPGA
Lin et al. A unified RISC/VLIW DSP core for multimedia processing
Wang et al. A parallel arithmetic array for accelerating compute-intensive applications
versus Cache 21.1 Introd

Legal Events

Date Code Title Description
FZDE Discontinued