CA2435001A1 - Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof - Google Patents
Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof Download PDFInfo
- Publication number
- CA2435001A1 CA2435001A1 CA 2435001 CA2435001A CA2435001A1 CA 2435001 A1 CA2435001 A1 CA 2435001A1 CA 2435001 CA2435001 CA 2435001 CA 2435001 A CA2435001 A CA 2435001A CA 2435001 A1 CA2435001 A1 CA 2435001A1
- Authority
- CA
- Canada
- Prior art keywords
- synchronization
- fault
- computing module
- computer system
- tolerant computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Hardware Redundancy (AREA)
- Facsimile Heads (AREA)
- Facsimile Scanning Arrangements (AREA)
- Laser Beam Printer (AREA)
- Mechanical Optical Scanning Systems (AREA)
- Optical Modulation, Optical Deflection, Nonlinear Optics, Optical Demodulation, Optical Logic Elements (AREA)
Abstract
In a lock-step synchronism fault-tolerant computer system including a plurality of computing modules having a processor and a memory in which each computing module processes the same instruction string in synchronization with each other. When detecting disagreement in a state of access to an external bus among the respective processors in each computing module, if no fault is detected in the system including each computing module, processing of resuming operation in synchronization is executed with respect to each computing module after generating an interruption to all the processors to execute delay adjustment for making a state of instruction execution among computing modules be coincident.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002-204164 | 2002-07-12 | ||
JP2002204164A JP2004045840A (en) | 2002-07-12 | 2002-07-12 | Method and device for optical scanning, and image forming device |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2435001A1 true CA2435001A1 (en) | 2004-01-12 |
CA2435001C CA2435001C (en) | 2008-12-23 |
Family
ID=31184270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA 2435001 Expired - Fee Related CA2435001C (en) | 2002-07-12 | 2003-07-07 | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2004045840A (en) |
CA (1) | CA2435001C (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115167933A (en) * | 2022-09-08 | 2022-10-11 | 深圳市恒运昌真空技术有限公司 | Dual-processor equipment, control method thereof and processor |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005292349A (en) * | 2004-03-31 | 2005-10-20 | Ricoh Co Ltd | Optical scanning device, image forming apparatus and method for driving liquid crystal element |
JP4677277B2 (en) * | 2005-05-09 | 2011-04-27 | キヤノン株式会社 | Optical scanning device and image forming apparatus using the same |
JP2007093945A (en) * | 2005-09-28 | 2007-04-12 | Brother Ind Ltd | Optical coupler and image display apparatus |
JP2007114518A (en) * | 2005-10-20 | 2007-05-10 | Ricoh Co Ltd | Optical scanner, image forming apparatus, and method of correcting vertical scanning position |
JP4927486B2 (en) * | 2006-09-19 | 2012-05-09 | 株式会社リコー | Optical scanning apparatus and image forming apparatus |
JP4930129B2 (en) * | 2007-03-20 | 2012-05-16 | ブラザー工業株式会社 | Optical scanning device, optical scanning image display device, and retinal scanning image display device |
JP5266798B2 (en) | 2008-03-04 | 2013-08-21 | 株式会社リコー | Optical scanning apparatus and image forming apparatus |
-
2002
- 2002-07-12 JP JP2002204164A patent/JP2004045840A/en active Pending
-
2003
- 2003-07-07 CA CA 2435001 patent/CA2435001C/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115167933A (en) * | 2022-09-08 | 2022-10-11 | 深圳市恒运昌真空技术有限公司 | Dual-processor equipment, control method thereof and processor |
Also Published As
Publication number | Publication date |
---|---|
JP2004045840A (en) | 2004-02-12 |
CA2435001C (en) | 2008-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2434494A1 (en) | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof | |
US7797575B2 (en) | Triple voting cell processors for single event upset protection | |
CA2068953A1 (en) | Synchronizing two processors as an integral part of fault detection | |
EP0380858A3 (en) | Method and apparatus for detecting and correcting errors in a pipelined computer system | |
EP0315303A3 (en) | Duplicated fault-tolerant computer system with error checking | |
EP0372580A3 (en) | Synchronization of fault-tolerant computer system having multiple processors | |
CA2240932C (en) | Processor independent error checking arrangement | |
KR940002340B1 (en) | Computer system for multiple operation | |
CA2435001A1 (en) | Fault-tolerant computer system, re-synchronization method thereof and re-synchronization program thereof | |
EP2592555A2 (en) | Method of providing high integrity processing | |
CN102508745B (en) | Triple-modular redundancy system based on two-stage loose synchronization and realization method thereof | |
WO2004034260A3 (en) | Method and circuit arrangement for synchronization of synchronously or asynchronously clocked processing units | |
US20040153731A1 (en) | Information processing apparatus | |
US7418626B2 (en) | Information processing apparatus | |
CN117111525A (en) | Multi-CPU-based trusted redundant control system and control method | |
Losa et al. | Transparent fault-tolerance using intra-machine full-software-stack replication on commodity multicore hardware | |
Wagner et al. | Caspar: Hardware patching for multicore processors | |
US7489752B2 (en) | Synchronisation of signals between asynchronous logic | |
JP3628265B2 (en) | Multiprocessor system unit | |
WO2004034172A3 (en) | Method for synchronizing events, particularly for processors of fault-tolerant systems | |
JPH086800A (en) | Data processor and microprocessor | |
WO2006079961A3 (en) | Data processing system and method of debugging | |
JP5036473B2 (en) | Bus comparison type multi-processor | |
WO2001080007A3 (en) | Methods and apparatus for robust startup of a computer system having redundant components | |
JP2871372B2 (en) | Redundant processor unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |