CA2418916C - Unite de traitement graphique et systeme de traitement graphique - Google Patents

Unite de traitement graphique et systeme de traitement graphique Download PDF

Info

Publication number
CA2418916C
CA2418916C CA002418916A CA2418916A CA2418916C CA 2418916 C CA2418916 C CA 2418916C CA 002418916 A CA002418916 A CA 002418916A CA 2418916 A CA2418916 A CA 2418916A CA 2418916 C CA2418916 C CA 2418916C
Authority
CA
Canada
Prior art keywords
data
unit
exponent
input value
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002418916A
Other languages
English (en)
Other versions
CA2418916A1 (fr
Inventor
Yuichi Abe
Ryo Fujita
Katsunori Suzuki
Kazuhisa Takami
Kazunori Oniki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP00724097A external-priority patent/JP3884809B2/ja
Priority claimed from JP01091897A external-priority patent/JP3547277B2/ja
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority claimed from CA002227531A external-priority patent/CA2227531C/fr
Publication of CA2418916A1 publication Critical patent/CA2418916A1/fr
Application granted granted Critical
Publication of CA2418916C publication Critical patent/CA2418916C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/556—Logarithmic or exponential functions

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Graphics (AREA)
  • Image Generation (AREA)

Abstract

La présente invention a trait à un système de graphiques structuré capable d'effectuer des traitements à haute vitesse avec une capacité de petite table. La présente invention concerne un dispositif de contrôle d'une capacité de petite table comprenant une table de logarithmes et une table d'exposants préservant des valeurs d'une fonction logarithmique et d'une fonction exponentielle avec une base à la puissance seconde, un multiplicateur, une unité de décalage pour décaler la valeur d'entrée par un entier approprié lorsque le domaine du logarithme n'est pas inclus dans la plage de valeurs d'entrée de la table de logarithmes, une unité d'addition logarithme pour ajouter la valeur de décalage à la valeur mentionnée dans la table de logarithmes, une unité de soustraction d'exposant pour soustraire un nombre entier L approprié de la valeur d'entrée lorsque le domaine de la fonction exponentielle n'est pas inclus dans la plage de valeurs d'entrée de la table d'exposants, et une unité de décalage d'exposant pour décaler la valeur visée dans le tableau d'exposants de la quantité de la soustraction. Une unité de traitement à grande vitesse comprenant un convertisseur pour convertir des données en virgule flottante en des données en virgule fixe ayant un bit de point décimal.
CA002418916A 1997-01-20 1998-01-20 Unite de traitement graphique et systeme de traitement graphique Expired - Fee Related CA2418916C (fr)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP00724097A JP3884809B2 (ja) 1997-01-20 1997-01-20 ディジタルべき乗演算装置及びそれを用いたグラフィックスシステム
JP9-007240 1997-01-20
JP9-010918 1997-01-24
JP01091897A JP3547277B2 (ja) 1997-01-24 1997-01-24 グラフィックス処理装置
CA002227531A CA2227531C (fr) 1997-01-20 1998-01-20 Unite de traitement graphique et systeme de traitement graphique

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA002227531A Division CA2227531C (fr) 1997-01-20 1998-01-20 Unite de traitement graphique et systeme de traitement graphique

Publications (2)

Publication Number Publication Date
CA2418916A1 CA2418916A1 (fr) 1998-07-20
CA2418916C true CA2418916C (fr) 2008-08-19

Family

ID=27170604

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002418916A Expired - Fee Related CA2418916C (fr) 1997-01-20 1998-01-20 Unite de traitement graphique et systeme de traitement graphique

Country Status (1)

Country Link
CA (1) CA2418916C (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9916130B2 (en) 2014-11-03 2018-03-13 Arm Limited Apparatus and method for vector processing

Also Published As

Publication number Publication date
CA2418916A1 (fr) 1998-07-20

Similar Documents

Publication Publication Date Title
US6049343A (en) Graphics processing unit and graphics processing system
US6825843B2 (en) Method and apparatus for loop and branch instructions in a programmable graphics pipeline
US7755634B1 (en) System, method and computer program product for branching during programmable vertex processing
US6417858B1 (en) Processor for geometry transformations and lighting calculations
US20190324747A1 (en) Generalized acceleration of matrix multiply accumulate operations
JP4148560B2 (ja) 浮動小数点除算演算装置
US6954204B2 (en) Programmable graphics system and method using flexible, high-precision data formats
US5081698A (en) Method and apparatus for graphics display data manipulation
US5973705A (en) Geometry pipeline implemented on a SIMD machine
US20080022077A1 (en) Processor having a compare extension of an instruction set architecture
US5926406A (en) System and method for calculating floating point exponential values in a geometry accelerator
US6037947A (en) Graphics accelerator with shift count generation for handling potential fixed-point numeric overflows
CA2392371A1 (fr) Procede, dispositif et article manufacture destines a un module de transformation dans un processeur graphique
US5912830A (en) System and method for conditionally calculating exponential values in a geometry accelerator
US4956801A (en) Matrix arithmetic circuit for processing matrix transformation operations
US6674435B1 (en) Fast, symmetric, integer bezier curve to polygon conversion
CA2418916C (fr) Unite de traitement graphique et systeme de traitement graphique
US6924802B2 (en) Efficient function interpolation using SIMD vector permute functionality
JP3884809B2 (ja) ディジタルべき乗演算装置及びそれを用いたグラフィックスシステム
US6016149A (en) Lighting unit for a three-dimensional graphics accelerator with improved processing of multiple light sources
US7209140B1 (en) System, method and article of manufacture for a programmable vertex processing model with instruction set
JP3745673B2 (ja) プロセッサ
EP1286257A2 (fr) Instruction conditionné de soustraction
JPH0721155A (ja) 中央演算処理装置
JP2004259290A (ja) グラフィックスシステム

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed

Effective date: 20160120

MKLA Lapsed

Effective date: 20160120