CA2397077A1 - Procede et systeme de codage resistant a l'analyse de puissance - Google Patents

Procede et systeme de codage resistant a l'analyse de puissance Download PDF

Info

Publication number
CA2397077A1
CA2397077A1 CA002397077A CA2397077A CA2397077A1 CA 2397077 A1 CA2397077 A1 CA 2397077A1 CA 002397077 A CA002397077 A CA 002397077A CA 2397077 A CA2397077 A CA 2397077A CA 2397077 A1 CA2397077 A1 CA 2397077A1
Authority
CA
Canada
Prior art keywords
hamming
bit
neutral
bits
positions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002397077A
Other languages
English (en)
Inventor
Stanley T. Chow
Harold J. Johnson
James Zhengchu Xiao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cloakware Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CA002298990A external-priority patent/CA2298990A1/fr
Application filed by Individual filed Critical Individual
Priority to CA002397077A priority Critical patent/CA2397077A1/fr
Publication of CA2397077A1 publication Critical patent/CA2397077A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008—Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341—Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/0806—Details of the card
    • G07F7/0813—Specific details related to card security
    • G07F7/082—Features insuring the integrity of the data on or in the card
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0625—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation with splitting of the data block into left and right halves, e.g. Feistel based algorithms, DES, FEAL, IDEA or KASUMI

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Business, Economics & Management (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Accounting & Taxation (AREA)
  • Strategic Management (AREA)
  • General Business, Economics & Management (AREA)
  • Storage Device Security (AREA)

Abstract

De nouvelles techniques de craquage des plates-formes sécurisées ont été découvertes récemment. Ces techniques prennent en compte la modulation de puissance pendant l'exécution d'un programme de chiffrement de logiciel sur un processeur informatique. Les cartes à puce protégées par un algorithme DES sont particulièrement vulnérables à ces attaques par analyse de la puissance simple et de le puissance différentielle. La présente invention offre une protection contre de telles attaques grâce à un mappage des données sur des valeurs <= à poids de Hamming neutre >=, c'est à dire des octets qui on le même nombre de valeurs <= 1 >= de sorte que les signatures de puissance ne varient pas au cours de l'exécution. Au lieu d'appliquer les procédés bit par bit connus, on attribue ces valeurs à poids de Hamming neutre à chaque train binaire d'un ensemble de données ciblé. Ce procédé présente plusieurs avantages : il nécessite moins de ressources du système, il offre un nombre plus important de codages devant être déchiffrés par un pirate éventuel, et il peut être appliqué à divers composants notamment à l'adressage, à l'indexation, aux données mémorisées et aux données d'entrée. L'invention concerne en outre de nombreuses variantes et améliorations de ce procédé.
CA002397077A 2000-02-18 2001-02-19 Procede et systeme de codage resistant a l'analyse de puissance Abandoned CA2397077A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA002397077A CA2397077A1 (fr) 2000-02-18 2001-02-19 Procede et systeme de codage resistant a l'analyse de puissance

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CA002298990A CA2298990A1 (fr) 2000-02-18 2000-02-18 Methode et systeme de resistance a l'analyse de puissance
CA2,298,990 2000-02-18
PCT/CA2001/000201 WO2001061916A2 (fr) 2000-02-18 2001-02-19 Procede et systeme de codage resistant a l'analyse de puissance
CA002397077A CA2397077A1 (fr) 2000-02-18 2001-02-19 Procede et systeme de codage resistant a l'analyse de puissance

Publications (1)

Publication Number Publication Date
CA2397077A1 true CA2397077A1 (fr) 2001-08-23

Family

ID=25681547

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002397077A Abandoned CA2397077A1 (fr) 2000-02-18 2001-02-19 Procede et systeme de codage resistant a l'analyse de puissance

Country Status (1)

Country Link
CA (1) CA2397077A1 (fr)

Similar Documents

Publication Publication Date Title
US20040030905A1 (en) Encoding method and system resistant to power analysis
US7543159B2 (en) Device and method with reduced information leakage
US7194633B2 (en) Device and method with reduced information leakage
CA2333095C (fr) Perfectionnement de normes cryptographiques et autres procedes cryptographiques a reduction des fuites pour cartes a puces et autres systemes cryptographiques
EP1084548B1 (fr) Exponentiation modulaire securisée pour la minimisation des fuites dans des cartes à puce et autres systemes cryptographiques
JP4671571B2 (ja) 秘密情報の処理装置および秘密情報の処理プログラムを格納するメモリ
US6510518B1 (en) Balanced cryptographic computational method and apparatus for leak minimizational in smartcards and other cryptosystems
CA2388971A1 (fr) Procede permettant au traitement de donnees de resister a l&#39;extraction de donnees par l&#39;analyse de signaux de voies laterales indesirables
GB2399904A (en) Side channel attack prevention in data processing by adding a random multiple of the modulus to the plaintext before encryption.
EP1244077B1 (fr) Dispositif résistant à la fraude
Borst et al. Cryptography on smart cards
Seo et al. SCA-resistant GCM implementation on 8-Bit AVR microcontrollers
Brier et al. Fast primitives for internal data scrambling in tamper resistant hardware
AbuJoodeh Exploring and Adapting AES Algorithm for Optimal Use as a Lightweight IoT Crypto Algorithm
Spadavecchia A network-based asynchronous architecture for cryptographic devices
CA2397077A1 (fr) Procede et systeme de codage resistant a l&#39;analyse de puissance
CA2398441A1 (fr) Procede et appareil d&#39;operations electroniques equilibrees
Saputra et al. Masking the energy behaviour of encryption algorithms
EP1802024B1 (fr) Procédé informatique cryptographique équilibré et appareil pour minimiser les fuites dans des cartes intelligentes et autres systèmes de chiffrage
CA2397615A1 (fr) Procede et systeme destines a resister a une analyse statistique de puissance
AU2002348963A1 (en) Device and method with reduced information leakage
EP1933496A2 (fr) DES amélioré et autres processus cryptographiques avec une minimisation de pertes pour cartes intelligentes et autres crypto-systèmes

Legal Events

Date Code Title Description
FZDE Dead