CA2284231A1 - Method and apparatus for an interleaved non-blocking packet buffer - Google Patents

Method and apparatus for an interleaved non-blocking packet buffer Download PDF

Info

Publication number
CA2284231A1
CA2284231A1 CA002284231A CA2284231A CA2284231A1 CA 2284231 A1 CA2284231 A1 CA 2284231A1 CA 002284231 A CA002284231 A CA 002284231A CA 2284231 A CA2284231 A CA 2284231A CA 2284231 A1 CA2284231 A1 CA 2284231A1
Authority
CA
Canada
Prior art keywords
address
memory
bank
write
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CA002284231A
Other languages
English (en)
French (fr)
Inventor
David A. Brown
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaid Technologies Inc
Original Assignee
Mosaid Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosaid Technologies Inc filed Critical Mosaid Technologies Inc
Publication of CA2284231A1 publication Critical patent/CA2284231A1/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/103—Packet switching elements characterised by the switching fabric construction using a shared central buffer; using a shared memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9036—Common buffer combined with individual queues
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9084—Reactions to storage capacity overflow
    • H04L49/9089—Reactions to storage capacity overflow replacing packets in a storage arrangement, e.g. pushout
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/1546—Non-blocking multistage, e.g. Clos using pipelined operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
CA002284231A 1999-08-31 1999-09-28 Method and apparatus for an interleaved non-blocking packet buffer Withdrawn CA2284231A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/386,589 1999-08-31
US09/386,589 US6711170B1 (en) 1999-08-31 1999-08-31 Method and apparatus for an interleaved non-blocking packet buffer

Publications (1)

Publication Number Publication Date
CA2284231A1 true CA2284231A1 (en) 2001-02-28

Family

ID=23526234

Family Applications (2)

Application Number Title Priority Date Filing Date
CA002284231A Withdrawn CA2284231A1 (en) 1999-08-31 1999-09-28 Method and apparatus for an interleaved non-blocking packet buffer
CA2383458A Expired - Fee Related CA2383458C (en) 1999-08-31 2000-08-21 Method and apparatus for an interleaved non-blocking packet buffer

Family Applications After (1)

Application Number Title Priority Date Filing Date
CA2383458A Expired - Fee Related CA2383458C (en) 1999-08-31 2000-08-21 Method and apparatus for an interleaved non-blocking packet buffer

Country Status (7)

Country Link
US (1) US6711170B1 (cg-RX-API-DMAC7.html)
JP (1) JP4439154B2 (cg-RX-API-DMAC7.html)
CN (1) CN1223156C (cg-RX-API-DMAC7.html)
AU (1) AU6675700A (cg-RX-API-DMAC7.html)
CA (2) CA2284231A1 (cg-RX-API-DMAC7.html)
GB (1) GB2371443B (cg-RX-API-DMAC7.html)
WO (1) WO2001017178A1 (cg-RX-API-DMAC7.html)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6609113B1 (en) * 1999-05-03 2003-08-19 The Chase Manhattan Bank Method and system for processing internet payments using the electronic funds transfer network
US8571975B1 (en) 1999-11-24 2013-10-29 Jpmorgan Chase Bank, N.A. System and method for sending money via E-mail over the internet
US7007071B1 (en) 2000-07-24 2006-02-28 Mosaid Technologies, Inc. Method and apparatus for reducing pool starvation in a shared memory switch
US6973078B2 (en) * 2001-04-20 2005-12-06 Sun Microsystems, Inc. Method and apparatus for implementing low latency crossbar switches with integrated storage signals
WO2003009142A1 (en) * 2001-07-17 2003-01-30 Alcatel Internetworking, Inc. Switch fabric with dual port memory emulation scheme
US6801964B1 (en) * 2001-10-25 2004-10-05 Novell, Inc. Methods and systems to fast fill media players
US6944728B2 (en) * 2002-12-23 2005-09-13 Intel Corporation Interleaving memory access
US7103729B2 (en) * 2002-12-26 2006-09-05 Intel Corporation Method and apparatus of memory management
DE602004021371D1 (de) * 2003-04-22 2009-07-16 Agere Systems Inc Verfahren und vorrichtung für einen gemeinsam benutzten mehrbankspeicher
US7024544B2 (en) * 2003-06-24 2006-04-04 Via-Cyrix, Inc. Apparatus and method for accessing registers in a processor
US7515584B2 (en) 2003-09-19 2009-04-07 Infineon Technologies Ag Switching data packets in an ethernet switch
US7162551B2 (en) * 2003-10-31 2007-01-09 Lucent Technologies Inc. Memory management system having a linked list processor
US7159049B2 (en) * 2003-10-31 2007-01-02 Lucent Technologies Inc. Memory management system including on access flow regulator for a data processing system
US20060256793A1 (en) * 2005-05-13 2006-11-16 Freescale Semiconductor, Inc. Efficient multi-bank buffer management scheme for non-aligned data
JP2006323729A (ja) * 2005-05-20 2006-11-30 Hitachi Ltd マルチパス制御をする装置及びシステム
US7809009B2 (en) * 2006-02-21 2010-10-05 Cisco Technology, Inc. Pipelined packet switching and queuing architecture
WO2008099472A1 (ja) * 2007-02-14 2008-08-21 Fujitsu Limited データスイッチ方法及び回路
US8180978B1 (en) * 2008-06-16 2012-05-15 Wideband Semiconductors, Inc. Address locked loop
US9112727B2 (en) * 2012-08-22 2015-08-18 Broadcom Corporation Method and apparatus for probabilistic allocation in a switch packet buffer
CN107885667B (zh) * 2016-09-29 2022-02-11 北京忆恒创源科技股份有限公司 降低读命令处理延迟的方法与装置
US10168938B2 (en) * 2016-11-25 2019-01-01 Hughes Network Systems, Llc LDPC decoder design to significantly increase throughput in ASIC by utilizing pseudo two port memory structure
CN111813326B (zh) * 2019-04-12 2024-04-19 建兴储存科技(广州)有限公司 具多数据流写入的固态存储装置及其相关写入方法
US11972292B1 (en) * 2020-03-30 2024-04-30 XConn Technologies Holdings, Inc. Interconnect switch using multi-bank scheduling
CN115344517B (zh) * 2021-05-13 2025-10-17 大唐移动通信设备有限公司 一种数据交换方法、装置及存储介质
US11934318B2 (en) 2022-06-07 2024-03-19 XConn Technologies Holdings, Inc. Multi-host memory sharing
US11947483B2 (en) 2022-06-17 2024-04-02 XConn Technologies Holdings, Inc. Data flow management
CN121478671B (zh) * 2025-10-30 2026-08-04 算苗科技(北京)有限公司 一种存储器模组及其数据处理方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5161156A (en) * 1990-02-02 1992-11-03 International Business Machines Corporation Multiprocessing packet switching connection system having provision for error correction and recovery
EP0513519A1 (en) 1991-05-15 1992-11-19 International Business Machines Corporation Memory system for multiprocessor systems
JP3269273B2 (ja) 1994-09-02 2002-03-25 三菱電機株式会社 セル交換装置及びセル交換システム
GB9618131D0 (en) 1996-08-30 1996-10-09 Sgs Thomson Microelectronics Improvements in or relating to an ATM switch
US6222840B1 (en) * 1996-12-30 2001-04-24 Compaq Computer Corporation Method and system for performing concurrent read and write cycles in network switch
US6122274A (en) * 1997-11-16 2000-09-19 Sanjeev Kumar ATM switching system with decentralized pipeline control and plural memory modules for very high capacity data switching
US6137807A (en) * 1997-12-05 2000-10-24 Whittaker Corporation Dual bank queue memory and queue control system

Also Published As

Publication number Publication date
CN1223156C (zh) 2005-10-12
JP4439154B2 (ja) 2010-03-24
CA2383458A1 (en) 2001-03-08
GB0205269D0 (en) 2002-04-17
US6711170B1 (en) 2004-03-23
CA2383458C (en) 2011-04-26
CN1385015A (zh) 2002-12-11
WO2001017178A1 (en) 2001-03-08
AU6675700A (en) 2001-03-26
JP2003508966A (ja) 2003-03-04
GB2371443B (en) 2004-02-11
GB2371443A (en) 2002-07-24

Similar Documents

Publication Publication Date Title
US6711170B1 (en) Method and apparatus for an interleaved non-blocking packet buffer
CA2700321C (en) Method and apparatus for reducing pool starvation in a shared memory switch
US7558270B1 (en) Architecture for high speed class of service enabled linecard
US7830884B2 (en) Flexible method for processing data packets in a network routing system for enhanced efficiency and monitoring capability
US6757791B1 (en) Method and apparatus for reordering packet data units in storage queues for reading and writing memory
US7804834B2 (en) Port packet queuing
US5923660A (en) Switching ethernet controller
US7649885B1 (en) Network routing system for enhanced efficiency and monitoring capability
CA2328220C (en) Optimizing the transfer of data packets between lans
US7046687B1 (en) Configurable virtual output queues in a scalable switching system
US7653072B2 (en) Overcoming access latency inefficiency in memories for packet switched networks
US20070208876A1 (en) Method and apparatus for efficiently processing data packets in a computer network
JP2002541732A5 (cg-RX-API-DMAC7.html)
JP2005503071A (ja) 共用メモリデータ交換
US6598132B2 (en) Buffer manager for network switch port
JP2004536515A (ja) デュアルポートメモリエミュレーション方式によるスイッチファブリック
US6310879B2 (en) Method and apparatus for multicast of ATM cells where connections can be dynamically added or dropped
US20030200367A1 (en) Network switch having descriptor cache and method thereof
US5721833A (en) Push-out of low priority signals from switch buffers
US7991926B1 (en) Scalable memory architecture for high speed crossbars using variable cell or packet length
US7352764B1 (en) Content addressable merged queue architecture for switching data
JP2003509907A (ja) 複数のパケット信号伝送装置用競合解決要素

Legal Events

Date Code Title Description
AZWI Withdrawn application