CA2273223C - Boitier de circuit integre de la taille d'une puce utilisant un interposeur de carte de circuit imprime en polyimide - Google Patents

Boitier de circuit integre de la taille d'une puce utilisant un interposeur de carte de circuit imprime en polyimide Download PDF

Info

Publication number
CA2273223C
CA2273223C CA002273223A CA2273223A CA2273223C CA 2273223 C CA2273223 C CA 2273223C CA 002273223 A CA002273223 A CA 002273223A CA 2273223 A CA2273223 A CA 2273223A CA 2273223 C CA2273223 C CA 2273223C
Authority
CA
Canada
Prior art keywords
chip
integrated circuit
printed circuit
circuit board
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA002273223A
Other languages
English (en)
Other versions
CA2273223A1 (fr
Inventor
Robert W. Warren
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Publication of CA2273223A1 publication Critical patent/CA2273223A1/fr
Application granted granted Critical
Publication of CA2273223C publication Critical patent/CA2273223C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01057—Lanthanum [La]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)

Abstract

La présente invention concerne un boîtier de la taille d'une puce formé à l'aide d'une carte de circuit imprimé comprenant de préférence un polyimide. Ce boîtier de la taille d'une puce comprend une puce de circuit intégré possédant plusieurs plages de connexion périphériques. La carte de circuit imprimé comprend plusieurs perles de soudure formées sur sa surface supérieure et plusieurs plages de connexion autour de sa périphérie. On utilise une couche d'adhésif pour fixer mutuellement la carte de circuit imprimé et la puce de circuit imprimé. Plusieurs connexions de fils sont électriquement reliées entre des plages de connexion sélectionnées de la puce de circuit intégré et la carte de circuit intégré. Un organe d'enrobage encapsule les connexions de fils et les plages de connexion de la puce de circuit intégré et de la carte de circuit intégré.
CA002273223A 1997-09-29 1998-09-29 Boitier de circuit integre de la taille d'une puce utilisant un interposeur de carte de circuit imprime en polyimide Expired - Lifetime CA2273223C (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US93983297A 1997-09-29 1997-09-29
US08/939,832 1997-09-29
PCT/US1998/020467 WO1999017364A1 (fr) 1997-09-29 1998-09-29 Boitier de circuit integre de la taille d'une puce utilisant un interposeur de carte de circuit imprime en polyimide

Publications (2)

Publication Number Publication Date
CA2273223A1 CA2273223A1 (fr) 1999-04-08
CA2273223C true CA2273223C (fr) 2003-11-11

Family

ID=25473815

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002273223A Expired - Lifetime CA2273223C (fr) 1997-09-29 1998-09-29 Boitier de circuit integre de la taille d'une puce utilisant un interposeur de carte de circuit imprime en polyimide

Country Status (2)

Country Link
CA (1) CA2273223C (fr)
WO (1) WO1999017364A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7531643B2 (en) 1997-09-11 2009-05-12 Chugai Seiyaku Kabushiki Kaisha Monoclonal antibody inducing apoptosis
US7696325B2 (en) 1999-03-10 2010-04-13 Chugai Seiyaku Kabushiki Kaisha Polypeptide inducing apoptosis
ATE391174T1 (de) 2000-10-20 2008-04-15 Chugai Pharmaceutical Co Ltd Modifizierter tpo-agonisten antikörper
JP2004279086A (ja) 2003-03-13 2004-10-07 Konica Minolta Holdings Inc 放射線画像変換パネル及び放射線画像変換パネルの製造方法
EP1870458B1 (fr) 2005-03-31 2018-05-09 Chugai Seiyaku Kabushiki Kaisha ISOMERES STRUCTURELS sc(Fv)2
CA2610987C (fr) 2005-06-10 2013-09-10 Chugai Seiyaku Kabushiki Kaisha Stabilisant pour une preparation de proteine contenant de la meglumine et son utilisation
CN101262885B (zh) 2005-06-10 2015-04-01 中外制药株式会社 含有sc(Fv)2的药物组合物
US7659151B2 (en) * 2007-04-12 2010-02-09 Micron Technology, Inc. Flip chip with interposer, and methods of making same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3487524B2 (ja) * 1994-12-20 2004-01-19 株式会社ルネサステクノロジ 半導体装置及びその製造方法
US5633785A (en) * 1994-12-30 1997-05-27 University Of Southern California Integrated circuit component package with integral passive component
US5714800A (en) * 1996-03-21 1998-02-03 Motorola, Inc. Integrated circuit assembly having a stepped interposer and method

Also Published As

Publication number Publication date
WO1999017364A1 (fr) 1999-04-08
CA2273223A1 (fr) 1999-04-08

Similar Documents

Publication Publication Date Title
KR0169820B1 (ko) 금속 회로 기판을 갖는 칩 스케일 패키지
US6979895B2 (en) Semiconductor assembly of stacked substrates and multiple semiconductor dice
US6239366B1 (en) Face-to-face multi-chip package
US6977439B2 (en) Semiconductor chip stack structure
US6331939B1 (en) Stackable ball grid array package
US6236109B1 (en) Multi-chip chip scale package
US5627405A (en) Integrated circuit assembly incorporating an anisotropic elecctrically conductive layer
US6507107B2 (en) Semiconductor/printed circuit board assembly
US8703599B2 (en) Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US7344916B2 (en) Package for a semiconductor device
US20040075164A1 (en) Module device of stacked semiconductor packages and method for fabricating the same
US20020158318A1 (en) Multi-chip module
US20080029884A1 (en) Multichip device and method for producing a multichip device
US20090310322A1 (en) Semiconductor Package
JP2005093551A (ja) 半導体装置のパッケージ構造およびパッケージ化方法
CA2273223C (fr) Boitier de circuit integre de la taille d'une puce utilisant un interposeur de carte de circuit imprime en polyimide
US5889333A (en) Semiconductor device and method for manufacturing such
US20020125568A1 (en) Method Of Fabricating Chip-Scale Packages And Resulting Structures
KR100196991B1 (ko) 칩 스케일 패키지 어셈블리 및 이를 구비한 멀티 칩 모듈 어셈블리
US20080283982A1 (en) Multi-chip semiconductor device having leads and method for fabricating the same
US7118938B2 (en) Method for packaging a multi-chip module of a semiconductor device
JP3850712B2 (ja) 積層型半導体装置
KR100411810B1 (ko) 플립기술을이용한크기형반도체패키지
US20020135059A1 (en) Chip packaging structure
KR100352115B1 (ko) 반도체패키지

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry

Effective date: 20181001