CA2233467C - Switching network for communication devices - Google Patents
Switching network for communication devices Download PDFInfo
- Publication number
- CA2233467C CA2233467C CA002233467A CA2233467A CA2233467C CA 2233467 C CA2233467 C CA 2233467C CA 002233467 A CA002233467 A CA 002233467A CA 2233467 A CA2233467 A CA 2233467A CA 2233467 C CA2233467 C CA 2233467C
- Authority
- CA
- Canada
- Prior art keywords
- switching elements
- output
- switching
- outputs
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/52—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements
- H04Q3/521—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker using static devices in switching stages, e.g. electronic switching arrangements using semiconductors in the switching stages
- H04Q3/523—Details
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M7/00—Arrangements for interconnection between switching centres
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
- H04L49/105—ATM switching elements
- H04L49/106—ATM switching elements using space switching, e.g. crossbar or matrix
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding in a switch fabric
- H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
Abstract
The switching network serves for the freely selectable connecting of input lines (E1,...,E128) combined into a plurality of input-line groups to at least one output-line group (A1,...,A16), on the one hand each of the input-line groups being connected to a separate switching element (SE) of at least one arrangement of switching elements (for example KA21) having a funnel structure. On the other hand, the respective arrangement of switching elements has a number of outputs corresponding to the number of output lines belonging to the respective output-line group. Each of these outputs is in connection with one of the output lines belonging to the respective output-line group. In this case, it is provided that the respective arrangement of switching elements (KA21) is formed only by the switching elements (SE) connected to the input-line groups. The switching elements in each case have outputs which are individually assigned to the output lines belonging to the respective output-line group. In this case, only one of the mutually corresponding outputs of these switching elements can be connected, according to choice, to the relevant output line of the respect output-line group by switching means.
Description
Description Switching network for communication devices The invention .relates to a switching network for communication devices fo_r the freely selectable connecting of input lines combined.:into a plurality of input-line groups to at least one output-line group according to the precharacterizing clause of Patent Claim 1. Such a switching network is already known from "IEEE JOURNAL ON
SELECTED AREAS IN COMMUNICATIONS", Vol. 9, No. 8, October 1991, pages 1299 to 1307. In the case of this switching network, the respective arrangement of switching elements is in a multi-stage form of funnel structure, in order to connect an even number of input lines in a freely selectable way to a number of output lines corresponding to half the number of input lines. Consequently, due to the number of individual switching elements for realizing the funnel structure of the respective arrangement of switching elements, relatively corrtplex circuitry is required, which is sometimes undesired.
It is thus the' object of the present invention to show a way in which a switching network according to the precharacterizing clause of Patent Claim 1 can be formed to make it possible to reduce the complexity of the circuitry for realizing the respective arrangement of switching elements.
In accordance with the present invention, there is provided a switching nei~work for communication devices .for the freely selectable connecting of input lines (E1,...,E128) combined into a plurality of input-line groups to at least one output-line group (A1,...,A16), on the one hand each of the input-line groups being connected to a separate -1a-switching element (SE) o:E at least one arrangement of switching elements (for s_°xample KA21) having a funnel structure and on the other hand the respective arrangement of switching elements having a number of outputs corresponding to the num'oer of output lines belonging to the respective output-line group and each of these outputs being in connection with one of the output lines belonging to the respective output-line group, characterized in that the respective arrangement of switching elements (KA21) is formed only by the switching elements (SE) connected to the input-line groups, and i.n that each of the switching elements has outputs which are individually assigned to the output lines belonging to the respective output-line group, and in that only one of the mutually corresponding outputs of these switching elements can be selectively connected to the relevant output-line of the respective output-line group by switching means.
The invention thereby brings with it, for example, the following advantages over the prior art:
- lower number of switching elements and consequently a cost reduction for the respective arrangement of switching elements, - lower power loss because of the reduction in the number of switching elements, o , T T
- saving in subassembly surface area for realizing the switching network - and lower signal delay time because of the reduced number of switching elements to be passed through within the respective arrangement of switching elements.
Advantageous refinements of the switching network according to the present invention emerge from Patent Claims 2 to 5.
The present invention is described in more detail below on the basis of exemplary embodiments represented in the drawings, in which:
FIG 1 shows a switching network according to the prior art cited above, FIG 2 shows in schematic form a switching network in which the present invention is used, FIG 3 shows a first exemplary embodiment of the arrangements of switching elements represented in FIG 2, FIG 4 shows a second exemplary embodiment of the arrangements of switching elements represented in FIG 2, and FIG 5 shows an exemplary embodiment of arrangements of switching elements according to FIG 2 distributed between two subassemblies.
In FIG l, a switching network corresponding to the prior art cited above is represented for the case in which 128 input lines can be connected freely selectably to 128 output lines. The input lines are denoted by El to E128, the output lines on the other hand are denoted by Al to A128. The input lines and output lines are in this case subdivided into input-line groups and output-line groups with in each case a fixed number of input lines and output lines, respectively. An input-line group a.s formed here by 32 input lines, an output-line group on the other hand is formed by 16 output lines.
Altogether, in the assumed example, four input-line groups and 8 output-line groups are formed. Each of the 8 output-line groups is in this case assigned a separate arrangement of switching elements. The arrange-ments of switching elements, which are denoted by KA11 to KA18, are connected on the input side in parallel to the four input-line groups.
The arrangements of switching elements, having the same structure in each case, are respectively of a multi-stage funnel form, using switching elements with 32 inputs and 16 outputs. The switching elements are denoted by SE. A first stage has four switching elements, which are in each case connected to one of the input-line groups. This is adjoined by a second stage, which is composed of two switching elements. To their inputs there are led the outputs of the switching elements of the first stage. On the output side, the switching elements of the second stage are finally in connection with a switching element forming a third stage. This switching element is connected by its 16 outputs to one of the output-line groups.
The switching network represented in FIG 1 and realized in accordance with the prior art thus has in the assumed example 7 switching elements per arrangement of switching elements, ie. a total of 56 switching elements.
In FIG 2 there is represented a switching network according to the present invention which can be used, for example, in communication devices operating on the basis of an asynchronous transfer mode (ATM), such as for example ATM switching devices or ATM "cross connects", in order to be able to relay information cells fixed for this transfer mode. Apart from the realization of the individual arrangements of switching elements, this switching network corresponds to the switching network reproduced in FIG 1. The arrangements of switching elements are denoted in FIG 2 by KA21 to KA28. These arrangements of switching elements are in each case of only a single-stage form, four switching elements SE with in each case 32 inputs and 16 outputs being provided in this single stage. Here too, to each of these switching elements there is connected one of the input-line groups.
The outputs of the switching elements are individually assigned to the 16 outputs of an output-line group.
However, in this case only one of the mutually correspon-ding four outputs of the switching elements which are assigned to one and the same output line can be con-s netted, according to choice, to the relevant output line by switching means.
In the case of the switching network represented in FIG 2, there are thus required in the assumed example, in contrast to the switching network reproduced in FIG 1, now only four switching elements per arrangement of switching elements and consequently a total of 32 switch-ing elements.
In FIG 3 there is indicated a first exemplary embodiment of how the individual arrangements of switch ing elements represented in FIG 2 are realized. In the case of this exemplary embodiment it is assumed that 64 input lines can be connected freely selectably to 16 output lines. For this purpose, two switching elements SE
with in each case 32 input lines and 16 output lines are provided. In this case, the previously mentioned switch-ing means are of such a form that the mutually corre-sponding two outputs of the switching elements which are assigned to one and the same output line are connected to each other by the said switching means a.n the manner of a "wired-or" operation. Each of these two outputs can be controlled, according to choice, to assume an active or high-impedence state, with the result that at a given point is time only one of the two outputs is ever con-nected to the relevant output line. Controlling takes place in this case via a control bus CB connected to the two switching elements. Via this control bus the outputs of the switching elements are also controlled in such a way that they operate bit-synchronously. The switching over of the outputs of the switching elements connected to each other by the switching means may in this case take place, for example, after the transmission of an information cell or when a so-called void cell occurs, if void cells are inserted at periodically recurring inter-vals in the cell stream to be relayed to the respective output line. Irrespective of the specific type of switch-ing over, its sequence, and consequently the sequence for the emiss3.on of an information cell by the respective switching element, can be fixed by the respective switch-ing element with the aid of control signals transmitted via the control bus CB. For example, these control signals may be sent commands which are cyclically emitted to the switching elements.
In FIG 4 there is indicated a further exemplary embodiment of how the individual arrangements of switch ing elements represented in FIG 2 are realized. This corresponds substantially to the exemplary embodiment described before with reference to FIG 3. There is a difference only in the design of the switching means for switching the mutually corresponding outputs of the switching elements SE to a relevant output line. While in the case of the first exemplary embodiment a "wired-or"
operation is performed, here it is provided that the switching elements are respectively followed by a multi-plexa.ng device MUX. The two multiplexing devices MUX have in the assumed example eight separate pairs of inputs, which are each individually assigned an output connected to one of the output lines. The multiplexing devices thus have in each case an 8X2:1 structure. Connected to a pair of inputs are in this case the two mutually corresponding outputs of the switching elements SE assigned to one and the same output line, the multiplexing devices being controllable via the control bus CB a.n such a way that, of a pair of inputs, at every point in time there a.s only ever one input connected to the associated output line.
The sequence of the switching over may in this case take place as in the case of the first exemplary embodiment by control signals transmitted via the control bus. The exemplary embodiment represented in FIG 4 may, moreover, in the assumed example also be modified in such a way that, instead of multiplexing devices individually assigned to the switching elements, only one such multi-plexing device a.s used, which in the example has 16 pairs of inputs, to which in each case there is individually assigned an output. This multiplexing device thus has a 16X2:1 structure.
Finally, represented in FIG 5 is the case in which, with an arrangement of switching elements, 128 input lines can be connected freely selectably to 16 output lines. Of the four switching elements SE required for this purpose, in this case let two be accommodated on a subassembly A, the remaining two switching element's on the other hand be accommodated on a subassembly B. The outputs of the two switching elements present on one subassembly are in this case provided with switching means according to one of the exemplary embodiments explained above. Since differences in the delay during the transmission of information cells may occur because of this separate accommodation of the switching elements and consequently because of different line lengths, the outputs of the two subassemblies (16 per subassembly) are connected to a phase-matching device PH, which is con-nected on the output side to the 16 output lines. The said differences in delay are compensated in this case by this phase-matching device. In the event that the switch ing means are in the form of multiplexing devices, according to the second exemplary embodiment, the phase matching may also be carried out by these multiplexing devices.
Finally, a.t should also be pointed out that the arrangements of switching elements explained above with reference to Figures 2 to 5 only represent expedient designs. For example, the switching elements respectively included in the arrangements of switching elements may also be modifed with regard to the number of inputs and outputs. Moreover, the internal structure of the individ-ual switching elements may, for example, be based on a structure such as that specified in the document cited at the beginning. In this case, all that is necessary is to connect to the outputs of the respective switching element switching means corresponding to one of the exemplary embodiments explained above.
In addition, it should also be further pointed out that the switching network explained above can be used not only in ATM communication devices but also generally in communication devices which are designed for a transmission principle other than the asynchronous transfer mode mentioned.
SELECTED AREAS IN COMMUNICATIONS", Vol. 9, No. 8, October 1991, pages 1299 to 1307. In the case of this switching network, the respective arrangement of switching elements is in a multi-stage form of funnel structure, in order to connect an even number of input lines in a freely selectable way to a number of output lines corresponding to half the number of input lines. Consequently, due to the number of individual switching elements for realizing the funnel structure of the respective arrangement of switching elements, relatively corrtplex circuitry is required, which is sometimes undesired.
It is thus the' object of the present invention to show a way in which a switching network according to the precharacterizing clause of Patent Claim 1 can be formed to make it possible to reduce the complexity of the circuitry for realizing the respective arrangement of switching elements.
In accordance with the present invention, there is provided a switching nei~work for communication devices .for the freely selectable connecting of input lines (E1,...,E128) combined into a plurality of input-line groups to at least one output-line group (A1,...,A16), on the one hand each of the input-line groups being connected to a separate -1a-switching element (SE) o:E at least one arrangement of switching elements (for s_°xample KA21) having a funnel structure and on the other hand the respective arrangement of switching elements having a number of outputs corresponding to the num'oer of output lines belonging to the respective output-line group and each of these outputs being in connection with one of the output lines belonging to the respective output-line group, characterized in that the respective arrangement of switching elements (KA21) is formed only by the switching elements (SE) connected to the input-line groups, and i.n that each of the switching elements has outputs which are individually assigned to the output lines belonging to the respective output-line group, and in that only one of the mutually corresponding outputs of these switching elements can be selectively connected to the relevant output-line of the respective output-line group by switching means.
The invention thereby brings with it, for example, the following advantages over the prior art:
- lower number of switching elements and consequently a cost reduction for the respective arrangement of switching elements, - lower power loss because of the reduction in the number of switching elements, o , T T
- saving in subassembly surface area for realizing the switching network - and lower signal delay time because of the reduced number of switching elements to be passed through within the respective arrangement of switching elements.
Advantageous refinements of the switching network according to the present invention emerge from Patent Claims 2 to 5.
The present invention is described in more detail below on the basis of exemplary embodiments represented in the drawings, in which:
FIG 1 shows a switching network according to the prior art cited above, FIG 2 shows in schematic form a switching network in which the present invention is used, FIG 3 shows a first exemplary embodiment of the arrangements of switching elements represented in FIG 2, FIG 4 shows a second exemplary embodiment of the arrangements of switching elements represented in FIG 2, and FIG 5 shows an exemplary embodiment of arrangements of switching elements according to FIG 2 distributed between two subassemblies.
In FIG l, a switching network corresponding to the prior art cited above is represented for the case in which 128 input lines can be connected freely selectably to 128 output lines. The input lines are denoted by El to E128, the output lines on the other hand are denoted by Al to A128. The input lines and output lines are in this case subdivided into input-line groups and output-line groups with in each case a fixed number of input lines and output lines, respectively. An input-line group a.s formed here by 32 input lines, an output-line group on the other hand is formed by 16 output lines.
Altogether, in the assumed example, four input-line groups and 8 output-line groups are formed. Each of the 8 output-line groups is in this case assigned a separate arrangement of switching elements. The arrange-ments of switching elements, which are denoted by KA11 to KA18, are connected on the input side in parallel to the four input-line groups.
The arrangements of switching elements, having the same structure in each case, are respectively of a multi-stage funnel form, using switching elements with 32 inputs and 16 outputs. The switching elements are denoted by SE. A first stage has four switching elements, which are in each case connected to one of the input-line groups. This is adjoined by a second stage, which is composed of two switching elements. To their inputs there are led the outputs of the switching elements of the first stage. On the output side, the switching elements of the second stage are finally in connection with a switching element forming a third stage. This switching element is connected by its 16 outputs to one of the output-line groups.
The switching network represented in FIG 1 and realized in accordance with the prior art thus has in the assumed example 7 switching elements per arrangement of switching elements, ie. a total of 56 switching elements.
In FIG 2 there is represented a switching network according to the present invention which can be used, for example, in communication devices operating on the basis of an asynchronous transfer mode (ATM), such as for example ATM switching devices or ATM "cross connects", in order to be able to relay information cells fixed for this transfer mode. Apart from the realization of the individual arrangements of switching elements, this switching network corresponds to the switching network reproduced in FIG 1. The arrangements of switching elements are denoted in FIG 2 by KA21 to KA28. These arrangements of switching elements are in each case of only a single-stage form, four switching elements SE with in each case 32 inputs and 16 outputs being provided in this single stage. Here too, to each of these switching elements there is connected one of the input-line groups.
The outputs of the switching elements are individually assigned to the 16 outputs of an output-line group.
However, in this case only one of the mutually correspon-ding four outputs of the switching elements which are assigned to one and the same output line can be con-s netted, according to choice, to the relevant output line by switching means.
In the case of the switching network represented in FIG 2, there are thus required in the assumed example, in contrast to the switching network reproduced in FIG 1, now only four switching elements per arrangement of switching elements and consequently a total of 32 switch-ing elements.
In FIG 3 there is indicated a first exemplary embodiment of how the individual arrangements of switch ing elements represented in FIG 2 are realized. In the case of this exemplary embodiment it is assumed that 64 input lines can be connected freely selectably to 16 output lines. For this purpose, two switching elements SE
with in each case 32 input lines and 16 output lines are provided. In this case, the previously mentioned switch-ing means are of such a form that the mutually corre-sponding two outputs of the switching elements which are assigned to one and the same output line are connected to each other by the said switching means a.n the manner of a "wired-or" operation. Each of these two outputs can be controlled, according to choice, to assume an active or high-impedence state, with the result that at a given point is time only one of the two outputs is ever con-nected to the relevant output line. Controlling takes place in this case via a control bus CB connected to the two switching elements. Via this control bus the outputs of the switching elements are also controlled in such a way that they operate bit-synchronously. The switching over of the outputs of the switching elements connected to each other by the switching means may in this case take place, for example, after the transmission of an information cell or when a so-called void cell occurs, if void cells are inserted at periodically recurring inter-vals in the cell stream to be relayed to the respective output line. Irrespective of the specific type of switch-ing over, its sequence, and consequently the sequence for the emiss3.on of an information cell by the respective switching element, can be fixed by the respective switch-ing element with the aid of control signals transmitted via the control bus CB. For example, these control signals may be sent commands which are cyclically emitted to the switching elements.
In FIG 4 there is indicated a further exemplary embodiment of how the individual arrangements of switch ing elements represented in FIG 2 are realized. This corresponds substantially to the exemplary embodiment described before with reference to FIG 3. There is a difference only in the design of the switching means for switching the mutually corresponding outputs of the switching elements SE to a relevant output line. While in the case of the first exemplary embodiment a "wired-or"
operation is performed, here it is provided that the switching elements are respectively followed by a multi-plexa.ng device MUX. The two multiplexing devices MUX have in the assumed example eight separate pairs of inputs, which are each individually assigned an output connected to one of the output lines. The multiplexing devices thus have in each case an 8X2:1 structure. Connected to a pair of inputs are in this case the two mutually corresponding outputs of the switching elements SE assigned to one and the same output line, the multiplexing devices being controllable via the control bus CB a.n such a way that, of a pair of inputs, at every point in time there a.s only ever one input connected to the associated output line.
The sequence of the switching over may in this case take place as in the case of the first exemplary embodiment by control signals transmitted via the control bus. The exemplary embodiment represented in FIG 4 may, moreover, in the assumed example also be modified in such a way that, instead of multiplexing devices individually assigned to the switching elements, only one such multi-plexing device a.s used, which in the example has 16 pairs of inputs, to which in each case there is individually assigned an output. This multiplexing device thus has a 16X2:1 structure.
Finally, represented in FIG 5 is the case in which, with an arrangement of switching elements, 128 input lines can be connected freely selectably to 16 output lines. Of the four switching elements SE required for this purpose, in this case let two be accommodated on a subassembly A, the remaining two switching element's on the other hand be accommodated on a subassembly B. The outputs of the two switching elements present on one subassembly are in this case provided with switching means according to one of the exemplary embodiments explained above. Since differences in the delay during the transmission of information cells may occur because of this separate accommodation of the switching elements and consequently because of different line lengths, the outputs of the two subassemblies (16 per subassembly) are connected to a phase-matching device PH, which is con-nected on the output side to the 16 output lines. The said differences in delay are compensated in this case by this phase-matching device. In the event that the switch ing means are in the form of multiplexing devices, according to the second exemplary embodiment, the phase matching may also be carried out by these multiplexing devices.
Finally, a.t should also be pointed out that the arrangements of switching elements explained above with reference to Figures 2 to 5 only represent expedient designs. For example, the switching elements respectively included in the arrangements of switching elements may also be modifed with regard to the number of inputs and outputs. Moreover, the internal structure of the individ-ual switching elements may, for example, be based on a structure such as that specified in the document cited at the beginning. In this case, all that is necessary is to connect to the outputs of the respective switching element switching means corresponding to one of the exemplary embodiments explained above.
In addition, it should also be further pointed out that the switching network explained above can be used not only in ATM communication devices but also generally in communication devices which are designed for a transmission principle other than the asynchronous transfer mode mentioned.
Claims (5)
1. Switching network for communication devices for the freely selectable connecting of input lines (E1,...,E128) combined into a plurality of input-line groups to at least one output-line group (A1,...,A16), on the one hand each of the input-line groups being connected to a separate switching element (SE) of at least one arrangement of switching elements (for example KA21) having a funnel structure and on the other hand the respective arrangement of switching elements having a number of outputs corresponding to the number of output lines belonging to the respective output-line group and each of these outputs being in connection with one of the output lines belonging to the respective output-line group, characterized in that the respective arrangement of switching elements (KA21) is formed only by the switching elements (SE) connected to the input-line groups, and in that each of the switching elements has outputs which are individually assigned to the output lines belonging to the respective output-line group, and in that only one of the mutually corresponding outputs of these switching elements can be selectively connected to the relevant output-line of the respective output-line group by switching means.
2. Switching network according to Claim 1, characterized in that the switching means are of such a form that the mutually corresponding outputs of the switching elements are connected to each other by the said switching means in the manner of a "wired-or" operation and each of these outputs can be controlled, to assume an active or high-impedance state.
3. Switching network according to Claim 1, characterized in that tree switching means are in the form of a multiplexing device (MUX) to which on the input side the mutually corresponding outputs of the switching elements are led and by which one of these outputs can be selectively connected to the relevant output-line.
4. Switching network according to one of Claims 1 to 3, characterized in that the switching means are further of such a form that differences in signal delay at the mutually corresponding outputs of the switching elements are compensated by the said switching means.
5. Switching network according to one of Claims 1 to 4, characterized in that a plurality of output-line groups are provided, in that each of the output-line groups is assigned a separate arrangement of switching elements and in that the input-line groups are led in parallel to mutually corresponding switching elements of the arrangement of switching elements relevant for the said groups.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19536522.4 | 1995-09-29 | ||
| DE19536522A DE19536522A1 (en) | 1995-09-29 | 1995-09-29 | Coupling network for communication facilities |
| PCT/DE1996/001758 WO1997012487A2 (en) | 1995-09-29 | 1996-09-17 | Communication device interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2233467A1 CA2233467A1 (en) | 1997-04-03 |
| CA2233467C true CA2233467C (en) | 2004-06-22 |
Family
ID=7773707
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002233467A Expired - Fee Related CA2233467C (en) | 1995-09-29 | 1996-09-17 | Switching network for communication devices |
Country Status (12)
| Country | Link |
|---|---|
| EP (1) | EP0852865B1 (en) |
| JP (1) | JP3329824B2 (en) |
| KR (1) | KR19990045749A (en) |
| AT (1) | ATE248472T1 (en) |
| CA (1) | CA2233467C (en) |
| DE (2) | DE19536522A1 (en) |
| DK (1) | DK0852865T3 (en) |
| ES (1) | ES2206612T3 (en) |
| IN (1) | IN189085B (en) |
| NO (1) | NO980916L (en) |
| TW (1) | TW312888B (en) |
| WO (1) | WO1997012487A2 (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE19833067C2 (en) * | 1998-07-22 | 2000-06-29 | Siemens Ag | Switch matrix of a communication network |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3788649T2 (en) * | 1987-10-20 | 1994-06-23 | Ibm | Fast modular switching facility for through-traffic and packet-switched traffic. |
| US5285444A (en) * | 1990-02-09 | 1994-02-08 | Hitachi, Ltd. | Multi-stage link switch |
| DE4010534A1 (en) * | 1990-04-02 | 1991-10-10 | Philips Patentverwaltung | Coupling element for async. time multiplexed system - has data cells in filter supplied to user lines when corresp. marks are assigned |
| EP0512141A1 (en) * | 1991-05-07 | 1992-11-11 | Siemens Aktiengesellschaft | Procedure for switching high bit rate ATM data cell streams through a switching device with a lower bit rate |
| US5256958A (en) * | 1991-11-26 | 1993-10-26 | At&T Bell Laboratories | Concentrator-based growable packet switch |
-
1995
- 1995-09-29 DE DE19536522A patent/DE19536522A1/en not_active Withdrawn
-
1996
- 1996-09-17 DK DK96942245T patent/DK0852865T3/en active
- 1996-09-17 ES ES96942245T patent/ES2206612T3/en not_active Expired - Lifetime
- 1996-09-17 WO PCT/DE1996/001758 patent/WO1997012487A2/en active IP Right Grant
- 1996-09-17 EP EP96942245A patent/EP0852865B1/en not_active Expired - Lifetime
- 1996-09-17 CA CA002233467A patent/CA2233467C/en not_active Expired - Fee Related
- 1996-09-17 DE DE59610690T patent/DE59610690D1/en not_active Expired - Fee Related
- 1996-09-17 KR KR1019980701992A patent/KR19990045749A/en not_active Application Discontinuation
- 1996-09-17 JP JP51305897A patent/JP3329824B2/en not_active Expired - Fee Related
- 1996-09-17 AT AT96942245T patent/ATE248472T1/en not_active IP Right Cessation
- 1996-09-20 IN IN1670CA1996 patent/IN189085B/en unknown
- 1996-09-23 TW TW085111614A patent/TW312888B/zh active
-
1998
- 1998-03-03 NO NO980916A patent/NO980916L/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| IN189085B (en) | 2002-12-14 |
| EP0852865A2 (en) | 1998-07-15 |
| DK0852865T3 (en) | 2003-12-22 |
| KR19990045749A (en) | 1999-06-25 |
| NO980916L (en) | 1998-05-29 |
| JP3329824B2 (en) | 2002-09-30 |
| JPH11502994A (en) | 1999-03-09 |
| TW312888B (en) | 1997-08-11 |
| ES2206612T3 (en) | 2004-05-16 |
| WO1997012487A3 (en) | 2001-09-13 |
| ATE248472T1 (en) | 2003-09-15 |
| WO1997012487A2 (en) | 1997-04-03 |
| DE19536522A1 (en) | 1997-04-03 |
| NO980916D0 (en) | 1998-03-03 |
| EP0852865B1 (en) | 2003-08-27 |
| DE59610690D1 (en) | 2003-10-02 |
| CA2233467A1 (en) | 1997-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5200746A (en) | Switching module for digital cross-connect systems | |
| CA2061919C (en) | Optical switch and switching module therefor | |
| KR960039744A (en) | Multicast ATM Switching and its Multicast Contention Adjustment Method | |
| EP0385429A3 (en) | Self-routing switching system having dual self-routing switch module network structure | |
| CA2032774A1 (en) | Method of restoring the correct cell sequence, particularly in an atm exchange, and output unit therefor | |
| EP0574484B1 (en) | Communications switching network | |
| CA2051696A1 (en) | Self-routing multipath network for switching asynchronous time-division multiplex cells | |
| AU5811699A (en) | Strictly non-blocking optical switch core having optimized switching architecture based on reciprocity conditions | |
| EP0375249A3 (en) | Self routing packet switching network architecture | |
| CA2148356A1 (en) | Establishing Telecommunications Call Paths in Broadband Communication Networks | |
| CA2074346A1 (en) | Telecommunication system | |
| EP0343611A3 (en) | Routing method for fast packet switching systems | |
| CA2270544A1 (en) | Configurable connection fabric for providing serial backplanes with adaptive port/module bandwidth | |
| CA2302257C (en) | Communication device for the transmission of information signals | |
| CA2085983A1 (en) | Switching element and method for controlling the same | |
| NZ247164A (en) | Optical signalling multistage switching: time conversion in final stage only | |
| CA2233467C (en) | Switching network for communication devices | |
| EP0283296A3 (en) | Signal switching system | |
| KR100237338B1 (en) | Atm-system adapted three stage switching unit | |
| CA2211560C (en) | Method for operating a multistage nxn space division switching arrangement | |
| CA2050083A1 (en) | Switching network for an asynchronous time-division multiplex transmission system | |
| IE820792L (en) | Digital switching network | |
| US4399369A (en) | Dual rail time and control unit for a duplex T-S-T-digital switching system | |
| EP1574109B1 (en) | Switching unit and method for a telecommunication network | |
| GB1336077A (en) | Telecommunications exchange systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |