CA2215722A1 - Commutateur de reseau atm a amenagement de trafic - Google Patents

Commutateur de reseau atm a amenagement de trafic Download PDF

Info

Publication number
CA2215722A1
CA2215722A1 CA002215722A CA2215722A CA2215722A1 CA 2215722 A1 CA2215722 A1 CA 2215722A1 CA 002215722 A CA002215722 A CA 002215722A CA 2215722 A CA2215722 A CA 2215722A CA 2215722 A1 CA2215722 A1 CA 2215722A1
Authority
CA
Canada
Prior art keywords
cell
atm
time
onward transmission
transmission time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002215722A
Other languages
English (en)
Inventor
Trevor Jones
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ahead Communications Systems Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GBGB9508225.1A external-priority patent/GB9508225D0/en
Application filed by Individual filed Critical Individual
Publication of CA2215722A1 publication Critical patent/CA2215722A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection or protection within a single switching element
    • H04L49/501—Overload detection
    • H04L49/503—Policing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Commutateur de réseau en mode de transfert asynchrone (ATM) comprenant une structure de commutation (14) et une pluralité de régisseurs d'intervalles (11) couplés à la structure de commutation. Chaque régisseur d'intervalle comporte au moins un ensemble de circuits (21) de réception de cellules provenant des liaisons externe (12, 13), recevant des cellules ATM provenant de ces liaisons, et un ensemble de circuits de transmission de cellules (22) transmettant les cellules ATM vers l'extérieur sur les liaisons. L'ensemble de circuits de transmission de cellules de chaque régisseur d'intervalles comprend des circuits d'aménagement de trafic (23) configurés de façon à fixer, pour chaque cellule présentée à l'ensemble de circuits de transmission, un moment de retransmission immédiate lorsque la retransmission au débit d'entrée correspond à un critère de débit prédéterminé, et un moment de retransmission différée lorsque la retransmission immédiate amènerait le trafic sur une connexion virtuelle à dépasser le critère de débit prédéterminé. Le circuit d'aménagement du trafic comporte un tampon (24) stockant chaque nouvelle cellule à une adresse correspondant au temps de retransmission, et une logique de sortie (32 ou 44) permettant de sortir des cellules du tampon à un moment correspondant à l'adresse de celles-ci.
CA002215722A 1995-04-22 1996-04-22 Commutateur de reseau atm a amenagement de trafic Abandoned CA2215722A1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB9508225.1 1995-04-22
GBGB9508225.1A GB9508225D0 (en) 1995-04-22 1995-04-22 ATM network swith
GBGB9509483.5A GB9509483D0 (en) 1995-04-22 1995-05-10 Atm network switch
GB9509483.5 1995-05-10

Publications (1)

Publication Number Publication Date
CA2215722A1 true CA2215722A1 (fr) 1996-10-31

Family

ID=26306917

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002215722A Abandoned CA2215722A1 (fr) 1995-04-22 1996-04-22 Commutateur de reseau atm a amenagement de trafic

Country Status (4)

Country Link
EP (1) EP0823158A4 (fr)
AU (1) AU5565796A (fr)
CA (1) CA2215722A1 (fr)
WO (1) WO1996034469A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3157718B2 (ja) * 1996-08-21 2001-04-16 日本電気エンジニアリング株式会社 Ａｔｍ伝送網の時刻管理方法
AUPQ712500A0 (en) * 2000-04-27 2000-05-18 Commonwealth Scientific And Industrial Research Organisation Telecommunications traffic regulator
US7742506B2 (en) * 2005-05-27 2010-06-22 Agere Systems Inc. Controlling timeslot delay in a digital communication system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2880271B2 (ja) * 1990-08-17 1999-04-05 株式会社日立製作所 帯域制御方法および回路
US5381407A (en) * 1992-06-04 1995-01-10 Bell Communications Research, Inc. Method and system for controlling user traffic to a fast packet switching system
US5448567A (en) * 1993-07-27 1995-09-05 Nec Research Institute, Inc. Control architecture for ATM networks

Also Published As

Publication number Publication date
AU5565796A (en) 1996-11-18
EP0823158A4 (fr) 2001-04-25
WO1996034469A1 (fr) 1996-10-31
EP0823158A1 (fr) 1998-02-11

Similar Documents

Publication Publication Date Title
US6144636A (en) Packet switch and congestion notification method
US5859835A (en) Traffic scheduling system and method for packet-switched networks
EP0473330B1 (fr) Etablissement de traffic à débit binaire constant dans un commutateur de données à large bande
US5774453A (en) Input/output buffer type ATM switch
US5650993A (en) Drop from front of buffer policy in feedback networks
EP0763915B1 (fr) Dispositif et méthode de transfert de paquets, appropriés pour un grand nombre de portes d'entrée
JP3347926B2 (ja) メモリ割り付けを改善したパケット通信システム及び方法
US6259698B1 (en) Input buffer controller using back-pressure signals in ATM switches and a method for determining the logical queue size
US6018518A (en) Flow control in a cell switched communication system
US6175570B1 (en) Method and an apparatus for shaping the output traffic in a fixed length cell switching network node
JP2959540B2 (ja) ノード装置
US6044060A (en) Traffic shaping ATM network switch
US6122253A (en) ATM network switch with congestion control
US6046982A (en) Method and apparatus for reducing data loss in data transfer devices
EP0973304A2 (fr) Dispositif et méthode de gestion de largeur de bande
US6327246B1 (en) Controlled available bit rate service in an ATM switch
WO1998044686A2 (fr) Procede et dispositif destines a un systeme de telecommunications
WO1997020415A1 (fr) Gestion debit binaire disponible d'un commutateur mta
EP0870415B1 (fr) Appareil de commutation
CA2215722A1 (fr) Commutateur de reseau atm a amenagement de trafic
US6445708B1 (en) ATM switch with VC priority buffers
WO1997013346A1 (fr) Commutateur en mode atm avec tampons de priorite de connexion virtuelle
Katevenis et al. Multi-queue management and scheduling for improved QoS in communication networks
CA2223680A1 (fr) Commutateur de reseau atm a prevention d'encombrement
KR0150077B1 (ko) 비동기 전송모드망에서 씨비알 트래픽의 셀지연변이 제한을 위한 다중화장치 및 다중화방법

Legal Events

Date Code Title Description
FZDE Discontinued