CA2178456A1 - Systeme multiprocesseur insensible aux defaillances - Google Patents
Systeme multiprocesseur insensible aux defaillancesInfo
- Publication number
- CA2178456A1 CA2178456A1 CA 2178456 CA2178456A CA2178456A1 CA 2178456 A1 CA2178456 A1 CA 2178456A1 CA 2178456 CA2178456 CA 2178456 CA 2178456 A CA2178456 A CA 2178456A CA 2178456 A1 CA2178456 A1 CA 2178456A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- memory
- packet
- cpu
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Landscapes
- Hardware Redundancy (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/482,618 US5964835A (en) | 1992-12-17 | 1995-06-07 | Storage access validation to data messages using partial storage address data indexed entries containing permissible address range validation for message source |
US08/482,618 | 1995-06-07 |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2178456A1 true CA2178456A1 (fr) | 1996-12-08 |
Family
ID=23916759
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA 2178456 Abandoned CA2178456A1 (fr) | 1995-06-07 | 1996-06-06 | Systeme multiprocesseur insensible aux defaillances |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH09244960A (fr) |
CA (1) | CA2178456A1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103077152B (zh) * | 2012-12-25 | 2015-09-30 | 北京四方继保自动化股份有限公司 | 一种用于智能变电站终端设备芯片间的通信加速方法 |
-
1996
- 1996-06-06 CA CA 2178456 patent/CA2178456A1/fr not_active Abandoned
- 1996-06-07 JP JP8146057A patent/JPH09244960A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH09244960A (ja) | 1997-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0752656B1 (fr) | Système à multiprocesseur à défaillance rapide, à défaillance fonctionelle et à tolérance de fautes | |
US5867501A (en) | Encoding for communicating data and commands | |
US5964835A (en) | Storage access validation to data messages using partial storage address data indexed entries containing permissible address range validation for message source | |
US5751932A (en) | Fail-fast, fail-functional, fault-tolerant multiprocessor system | |
US5675807A (en) | Interrupt message delivery identified by storage location of received interrupt data | |
US6157967A (en) | Method of data communication flow control in a data processing system using busy/ready commands | |
US6151689A (en) | Detecting and isolating errors occurring in data communication in a multiple processor system | |
CA2190209A1 (fr) | Transferts de donnees en masse | |
EP0747817B1 (fr) | Méthode et dispositif de contrôle du flux de données dans un système à multiprocesseur à tolérance de fautes | |
CA2178440A1 (fr) | Systeme multiprocesseur insensible aux defaillances | |
CA2178456A1 (fr) | Systeme multiprocesseur insensible aux defaillances | |
CA2178455A1 (fr) | Systeme multiprocesseur insensible aux defaillances | |
CA2178408A1 (fr) | Methode et appareil de transmission d'interruption dans un systeme de traitement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FZDE | Dead |