CA2121868A1 - Memory module, parity bit emulator and associated method for parity bit emulation - Google Patents

Memory module, parity bit emulator and associated method for parity bit emulation

Info

Publication number
CA2121868A1
CA2121868A1 CA002121868A CA2121868A CA2121868A1 CA 2121868 A1 CA2121868 A1 CA 2121868A1 CA 002121868 A CA002121868 A CA 002121868A CA 2121868 A CA2121868 A CA 2121868A CA 2121868 A1 CA2121868 A1 CA 2121868A1
Authority
CA
Canada
Prior art keywords
parity
parity bit
data word
format
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002121868A
Other languages
English (en)
French (fr)
Inventor
Edmund Y. Kong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2121868A1 publication Critical patent/CA2121868A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/1032Simple parity

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
CA002121868A 1993-06-22 1994-04-21 Memory module, parity bit emulator and associated method for parity bit emulation Abandoned CA2121868A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/080,699 US5367526A (en) 1993-06-22 1993-06-22 Memory module, parity bit emulator, and associated method for parity bit emulation
US08/080,699 1993-06-22

Publications (1)

Publication Number Publication Date
CA2121868A1 true CA2121868A1 (en) 1994-12-23

Family

ID=22159040

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002121868A Abandoned CA2121868A1 (en) 1993-06-22 1994-04-21 Memory module, parity bit emulator and associated method for parity bit emulation

Country Status (4)

Country Link
US (1) US5367526A (en, 2012)
CA (1) CA2121868A1 (en, 2012)
GB (1) GB2276744B (en, 2012)
TW (1) TW266272B (en, 2012)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0168896B1 (ko) * 1993-09-20 1999-02-01 세키자와 다다시 패리티에 의해 에러를 수정할 수 있는 반도체 메모리장치
US5446873A (en) * 1993-10-15 1995-08-29 Brain Power Co. Memory checker
US5465262A (en) * 1994-01-28 1995-11-07 International Business Machines Corporation Method and structure for providing error correction code and automatic parity sensing
US5541941A (en) * 1994-01-28 1996-07-30 International Business Machines Corporation Method and structure for providing automatic parity sensing
GB2289779B (en) * 1994-05-24 1999-04-28 Intel Corp Method and apparatus for automatically scrubbing ECC errors in memory via hardware
US5477553A (en) * 1994-07-22 1995-12-19 Professional Computer Systems, Inc. Compressed memory address parity checking apparatus and method
US5586129A (en) * 1994-11-29 1996-12-17 Brain Power Co. Parity bit memory simulator
GB2290892A (en) * 1995-04-26 1996-01-10 Memory Corp Plc Automatic parity detect and generate circuit
US5673419A (en) * 1995-05-19 1997-09-30 Simple Technology, Incorporated Parity bit emulator with write parity bit checking
US5987628A (en) * 1997-11-26 1999-11-16 Intel Corporation Method and apparatus for automatically correcting errors detected in a memory subsystem
KR100295642B1 (ko) * 1998-02-07 2001-08-07 김영환 모듈제어회로를구비한메모리모듈
US6052818A (en) * 1998-02-27 2000-04-18 International Business Machines Corporation Method and apparatus for ECC bus protection in a computer system with non-parity memory
US6425055B1 (en) 1999-02-24 2002-07-23 Intel Corporation Way-predicting cache memory
US6691241B1 (en) * 1999-12-21 2004-02-10 Intel Corporation Delay tuning to improve timing in multi-load systems
US20060214820A1 (en) * 2003-08-12 2006-09-28 Kleihorst Richard P Decoder circuit
US8250417B2 (en) 2009-01-14 2012-08-21 Micron Technology, Inc. Method for detecting flash program failures
KR20190046491A (ko) * 2017-10-26 2019-05-07 삼성전자주식회사 반도체 메모리, 반도체 메모리를 포함하는 메모리 시스템, 그리고 반도체 메모리의 동작 방법

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3693152A (en) * 1970-12-21 1972-09-19 Ibm Error detection circuit for decoders
US3992696A (en) * 1975-06-27 1976-11-16 Bell Telephone Laboratories, Incorporated Self-checking read and write circuit
US4271521A (en) * 1979-07-09 1981-06-02 The Anaconda Company Address parity check system
US4433388A (en) * 1980-10-06 1984-02-21 Ncr Corporation Longitudinal parity
US4472805A (en) * 1982-03-26 1984-09-18 Rca Corporation Memory system with error storage
US4561095A (en) * 1982-07-19 1985-12-24 Fairchild Camera & Instrument Corporation High-speed error correcting random access memory system
US4528666A (en) * 1983-01-03 1985-07-09 Texas Instruments Incorporated Memory system with built in parity
US4656605A (en) * 1983-09-02 1987-04-07 Wang Laboratories, Inc. Single in-line memory module
JPS61134988A (ja) * 1984-12-04 1986-06-23 Toshiba Corp 半導体メモリにおける誤り検出訂正機能制御系
US4740971A (en) * 1986-02-28 1988-04-26 Advanced Micro Devices, Inc. Tag buffer with testing capability
US4809278A (en) * 1986-04-21 1989-02-28 Unisys Corporation Specialized parity detection system for wide memory structure
JPS62293599A (ja) * 1986-06-13 1987-12-21 Hitachi Ltd 半導体記憶装置
US4754457A (en) * 1986-09-03 1988-06-28 Motorola, Inc. Digital sequence polarity detection with adaptive synchronization
US4884270A (en) * 1986-12-11 1989-11-28 Texas Instruments Incorporated Easily cascadable and testable cache memory
US4831625A (en) * 1986-12-11 1989-05-16 Texas Instruments Incorporated Easily cascadable and testable cache memory
JP2583547B2 (ja) * 1988-01-13 1997-02-19 株式会社日立製作所 半導体メモリ
US5040179A (en) * 1989-08-18 1991-08-13 Loral Aerospace Corp. High data rate BCH encoder
US5117428A (en) * 1989-11-22 1992-05-26 Unisys Corporation System for memory data integrity
US5088092A (en) * 1989-11-22 1992-02-11 Unisys Corporation Width-expansible memory integrity structure

Also Published As

Publication number Publication date
GB2276744A (en) 1994-10-05
GB2276744B (en) 1995-03-22
TW266272B (en, 2012) 1995-12-21
US5367526A (en) 1994-11-22
GB9408583D0 (en) 1994-06-22

Similar Documents

Publication Publication Date Title
US5367526A (en) Memory module, parity bit emulator, and associated method for parity bit emulation
JP3566502B2 (ja) メモリ・モジュール
US6414868B1 (en) Memory expansion module including multiple memory banks and a bank control circuit
US7646649B2 (en) Memory device with programmable receivers to improve performance
US5509132A (en) Semiconductor memory device having an SRAM as a cache memory integrated on the same chip and operating method thereof
KR100487176B1 (ko) 메모리 장치용 고속 검사 시스템
EP0374829B1 (en) Dual port memory unit
US6035371A (en) Method and apparatus for addressing a static random access memory device based on signals for addressing a dynamic memory access device
US4060794A (en) Apparatus and method for generating timing signals for latched type memories
AU1424297A (en) Circuit and method for enabling a function in a multiple memory device module
US5650967A (en) Method and apparatus for writing and erasing flash memory
US5533194A (en) Hardware-assisted high speed memory test apparatus and method
US5745914A (en) Technique for converting system signals from one address configuration to a different address configuration
US4044330A (en) Power strobing to achieve a tri state
US20020145920A1 (en) Semiconductor memory device
US6173385B1 (en) Address generator for solid state disk drive
KR970023464A (ko) 테스트 회로가 설치된 반도체 메모리
US4755964A (en) Memory control circuit permitting microcomputer system to utilize static and dynamic rams
US4103823A (en) Parity checking scheme for detecting word line failure in multiple byte arrays
US20070038803A1 (en) Transparent SDRAM in an embedded environment
CA1145856A (en) Row selection circuits for memory circuits
US4575826A (en) Refresh generator system for a dynamic memory
US5202968A (en) Expansion system
US5673419A (en) Parity bit emulator with write parity bit checking
US5926424A (en) Semiconductor memory device capable of performing internal test at high speed

Legal Events

Date Code Title Description
EEER Examination request
FZDE Discontinued