CA2100906C - Method and apparatus for data parity in a transmission system - Google Patents
Method and apparatus for data parity in a transmission system Download PDFInfo
- Publication number
- CA2100906C CA2100906C CA002100906A CA2100906A CA2100906C CA 2100906 C CA2100906 C CA 2100906C CA 002100906 A CA002100906 A CA 002100906A CA 2100906 A CA2100906 A CA 2100906A CA 2100906 C CA2100906 C CA 2100906C
- Authority
- CA
- Canada
- Prior art keywords
- parity
- data
- block
- transmission system
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 32
- 238000000034 method Methods 0.000 title claims abstract description 18
- 238000012545 processing Methods 0.000 claims description 7
- 230000003111 delayed effect Effects 0.000 claims 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
The integrity of a signal path through a transmission system, which processes successive blocks of data during a given time frame, verified by establishing the parity of a selected one of the blocks as it enters and as it leaves the system. A
lack of equality between the parities is indicative of a lack of path integrity.
lack of equality between the parities is indicative of a lack of path integrity.
Description
METHOD AND APPARATUS FOR DATA PARITY IN A
TRANSMISSION SYSTEM
Technical Field This invention relates to a technique for checking the parity of S successive blocks of data transmitted through a transmission system under the condition where no room exists within each data block for a parity bit.
Background of the Invention In the operation of a local exchange telephone network, it is desirable for a single central office to serve a large number of individual subscribers so as to achieve economies of scale. In the past, each subscriber served by a central office had to be directly connected thereto by a two-wire circuit. As a consequence, a large number of wire-pairs were required, increasing overall capital costs. In an effort to reduce the amount of cabling required to interconnect a large number of individual subscribers to a single central office, loop carrier systems have been developed to multiplex signals from the individual subscribers. A typical loop Garner system multiplexes signals from each active (e.g., off-hook) subscriber into a separate one of a plurality of time slots (channels) carned by a DS 1 signal trunk connecting the loop carrier system to the central office. Since not all of the subscribers are active at any one time, the number of channels needed is usually a fraction (e.g., 1/2 or even 1/4) of the number of subscribers connected to the loop carrier system.
In the process of multiplexing the active subscriber signals onto the mufti-channel DS 1 signal trunk, each active subscriber signal, which is typically analog, is converted to a mufti-bit digital channel. In the past, within the transmission equipment, each mufti-bit digital signal had a specific bit dedicated to represent the parity of the signal. Thus, a check of the signal parity was accomplished in the equipment by determining the signal parity and comparing the value to that represented by the dedicated parity bit.
With the advent of Integrated Services Digital Network (ISDN) services, the signal from each active subscriber initially takes the form of a mufti-bit digital signal, obviating the need for any signal conversion. Thus, the active-subscriber signal may be multiplexed directly onto the DS1 signal trunk. However, within the transmission equipment, the subscriber ISDN signals are not assigned a dedicated parity bit, making parity checking difficult.
2100~0~
TRANSMISSION SYSTEM
Technical Field This invention relates to a technique for checking the parity of S successive blocks of data transmitted through a transmission system under the condition where no room exists within each data block for a parity bit.
Background of the Invention In the operation of a local exchange telephone network, it is desirable for a single central office to serve a large number of individual subscribers so as to achieve economies of scale. In the past, each subscriber served by a central office had to be directly connected thereto by a two-wire circuit. As a consequence, a large number of wire-pairs were required, increasing overall capital costs. In an effort to reduce the amount of cabling required to interconnect a large number of individual subscribers to a single central office, loop carrier systems have been developed to multiplex signals from the individual subscribers. A typical loop Garner system multiplexes signals from each active (e.g., off-hook) subscriber into a separate one of a plurality of time slots (channels) carned by a DS 1 signal trunk connecting the loop carrier system to the central office. Since not all of the subscribers are active at any one time, the number of channels needed is usually a fraction (e.g., 1/2 or even 1/4) of the number of subscribers connected to the loop carrier system.
In the process of multiplexing the active subscriber signals onto the mufti-channel DS 1 signal trunk, each active subscriber signal, which is typically analog, is converted to a mufti-bit digital channel. In the past, within the transmission equipment, each mufti-bit digital signal had a specific bit dedicated to represent the parity of the signal. Thus, a check of the signal parity was accomplished in the equipment by determining the signal parity and comparing the value to that represented by the dedicated parity bit.
With the advent of Integrated Services Digital Network (ISDN) services, the signal from each active subscriber initially takes the form of a mufti-bit digital signal, obviating the need for any signal conversion. Thus, the active-subscriber signal may be multiplexed directly onto the DS1 signal trunk. However, within the transmission equipment, the subscriber ISDN signals are not assigned a dedicated parity bit, making parity checking difficult.
2100~0~
Thus, there is a need for a technique for checking the parity of a digital signal within a transmission apparatus in circumstances where there is no reserved parity bit.
Summary of the Invention BrieBy, in accordance with a preferred embodiment of the invention, there is provided a method for detecting if the parity of each of a plurality of blocks of data transmitted through a transmission system, such as a subscriber loop carrier system, is maintained during transmission. The method is initiated by first establishing the parity of a selected one of the successive data blocks as it enters the transmission system. Thereafter, each data block is processed by the transmission system in a conventional manner. For example, each data block may be time-shifted, or one or more other processing operations may be performed thereon.
Following processing, the parity of the selected data block is again established. The parity established for the selected data block as it leaves the transmission system is compared to the parity of the selected data block entering the system, either immediately (or after a prescribed delay interval in the event that the processing operation involved a signal delay such as occurs during a time-slot interchange).
Any difference between the two parities is indicative of an error occurnng during passage of the data block through the transmission system.
B_ rief Description of the Drawing FIGURE 1 is a block schematic diagram of a transmission system incorporating the parity checking technique of the present invention.
Detailed Description FIGURE 1 shows a transmission system 10 which incorporates an apparatus 12, in accordance with the invention, for comparing the parity of a selected one of a plurality of blocks of digital data 14 as the block enters the system on a bus 15, and after the selected block leaves the system. In the illustrated embodiment, each data block 14 is typically sixteen bits long and represents a particular time segment of a signal from a separate one of a plurality of telephone subscribers (not shown).
In some instances, the original telephone subscriber signal is analog in nature. Under such circumstances, the first eight bits of the data block 14 representing the analog signal correspond to a digitized sample of a segment of the _3- 2~ 009o s signal, as obtained by pulse-code sampling techniques. The next seven bits of the data block 14 represent selected transmission characteristics of the digitized sample of the original analog subscriber signal while the last bit indicates the parity of the entire data block. With ISDN service, the original telephone subscriber signal is itself digital in nature so that the data block 14 corresponds exactly to the original signal. However, unlike the sixteen-bit data block 14 corresponding to the analog subscriber signal, the sixteen-bit data block corresponding to the ISDN
subscriber signal contains no parity bit, making parity checking by conventional technique almost impossible.
For the sake of simplicity, the transmission system 10 is represented schematically by a time-slot interchanges block 16 and a non-time-slot interchanges block 18, although it should be understood that the transmission system may contain other elements, either in addition to, or in substitution for, the illustrated blocks. The time-slot interchanges block 16 typically takes the form of an AT&T T8U time-slot interchanges which serves to alter (i.e., delay) the order of a successive block 14 in the stream of data blocks passing through the interchanges. In practice, the data blocks 14 are successively transmitted during a particular time interval or frame. In practice, the time frame is approximately 125 microseconds in duration, during which time, each of thirty-two separate data blocks 14 is successively input to the transmission system 10 on the bus 15. The time-slot interchanges 16 serves to alter the order of the blocks from one interval to a succeeding interval, typically by delaying one or more blocks for a certain number of time slots or even whole time frames. For example, it may be desirable for the fifth data block 14 in a frame N
(where N is an integer) to become the ninth block during the frame N+2. It is exactly this type of selectable shifting (i.e., delaying) that is performed by the time-slot interchanges block 16. In addition to performing the time-slot interchange function, the block 16 may perform other signal processing functions as well.
The non-time-slot interchanges block 18 serves to perform one or more signal processing operations on each data block 14, such as filtering for example. As compared to the data blocks 14 processed by the time-slot interchanges block 16, the data blocks 14 processed by the non-time-slot interchange block 18 remain unaltered with respect to the order in which they appear in each frame.
Also comprising part of the transmission system 10 is a stuck-bus detector 20. The stuck-bus detector 20 typically comprises a comparator or the like for monitoring the status of the incoming data bus 15 by comparing the pattern of each successive data block 14 on the bus to the immediately preceding block.
If the 2100~0~
pattern remains the same for an extended interval, then a stuck bus condition exists.
The parity checking apparatus 12 of the invention includes a first selectable, time-slot modulo-2 sum calculator 22 coupled to the incoming data bus 15 for calculating the parity of a selected one of the data blocks 14 on the bus 15. In other words, the modulo-2 sum calculator calculates the parity of a single selected data block 14 in each frame. The modulo-2 sum calculator 22 generates a single bit whose status is set depending on whether the data block 14 under examination contains an odd or even number of binary "1"s. Typically, if the data block 14 has an odd number of "1"s, then the modulo-2 sum calculator 22 generates a "1"
whereas for an even number of "1"s, the calculator generates an "0".
Each of the second and third selectable, time-slot modulo-2 sum calculators 24 and 26 is coupled to the output of a separate one of the time-slot interchanger and non-time-slot interchanger blocks 16 and 18, respectively.
The modulo-2 sum calculators 24 and 26 are each identical to the modulo-2 sum calculator 22, and each serves to calculate the parity of the selected data block leaving a separate one of the time-slot interchanger 16 and non-time-slot interchanger blocks 16 and 18, respectively. The parity calculation made by the modulo-2 sum calculator 26 is compared by a comparator 28 to the parity calculation made by the modulo-2 sum calculator 22. The output signal generated by the comparator 28 is reflective of the difference, if any, between the parities of the incoming and outgoing data blocks 14 processed by the non-time-slot interchanger block 18. Thus, the comparator 28 provides an accurate indication of the integrity of the data path through the non-time-slot interchanger block 18.
Just as the path integrity of the non-time-slot interchanger 18 is established by comparing the parities calculated by the modulo-2 sum calculators 22 and 26, the path integrity of time-slot interchanger block 16 is established by comparing the parities calculated by the modulo-2 sum calculators 22 and 24.
However, such a comparison cannot be made directly because the data block 14 produced at the output of the of the time-slot interchanger block 16 now resides in a different time slot and/or frame other than the data block whose parity is calculated by the modulo-2 sum calculator 22. To facilitate the parity comparison, the output signal of the modulo-2 sum calculator 22 is input to a delay compensator 30 which serves to delay the calculator output signal by an interval (either one or more frames, and/or time slots or bytes) exactly the same as the delay of the selected data block passing through the time-slot interchanger block 16. A comparator 32 compares the output signal of the modulo-2 sum calculator 24 with the output signal of the delay ~~. 2100906 compensator 30 to establish the integrity, or lack thereof, of the data path through the time-slot interchanger block 18.
The foregoing describes a technique for detecting the parity of a selected one of a set of successive data blocks 14 transmitted through a transmission system 10 to determine the integrity of the transmission path. A distinct advantage of the instant technique is that there is no need for each data block 14 to contain a separate parity bit in order to detect parity. Rather, the instant technique relies on checking the data block parity as a selected block enters and leaves the transmission system 12 in order to verify the path integrity.
It is to be understood that the above-described embodiments are merely illustrative of the principles of the invention. Various modifications and changes may be made thereto by those skilled in the art which will embody the principles of the invention and fall within the spirit and scope thereof.
Summary of the Invention BrieBy, in accordance with a preferred embodiment of the invention, there is provided a method for detecting if the parity of each of a plurality of blocks of data transmitted through a transmission system, such as a subscriber loop carrier system, is maintained during transmission. The method is initiated by first establishing the parity of a selected one of the successive data blocks as it enters the transmission system. Thereafter, each data block is processed by the transmission system in a conventional manner. For example, each data block may be time-shifted, or one or more other processing operations may be performed thereon.
Following processing, the parity of the selected data block is again established. The parity established for the selected data block as it leaves the transmission system is compared to the parity of the selected data block entering the system, either immediately (or after a prescribed delay interval in the event that the processing operation involved a signal delay such as occurs during a time-slot interchange).
Any difference between the two parities is indicative of an error occurnng during passage of the data block through the transmission system.
B_ rief Description of the Drawing FIGURE 1 is a block schematic diagram of a transmission system incorporating the parity checking technique of the present invention.
Detailed Description FIGURE 1 shows a transmission system 10 which incorporates an apparatus 12, in accordance with the invention, for comparing the parity of a selected one of a plurality of blocks of digital data 14 as the block enters the system on a bus 15, and after the selected block leaves the system. In the illustrated embodiment, each data block 14 is typically sixteen bits long and represents a particular time segment of a signal from a separate one of a plurality of telephone subscribers (not shown).
In some instances, the original telephone subscriber signal is analog in nature. Under such circumstances, the first eight bits of the data block 14 representing the analog signal correspond to a digitized sample of a segment of the _3- 2~ 009o s signal, as obtained by pulse-code sampling techniques. The next seven bits of the data block 14 represent selected transmission characteristics of the digitized sample of the original analog subscriber signal while the last bit indicates the parity of the entire data block. With ISDN service, the original telephone subscriber signal is itself digital in nature so that the data block 14 corresponds exactly to the original signal. However, unlike the sixteen-bit data block 14 corresponding to the analog subscriber signal, the sixteen-bit data block corresponding to the ISDN
subscriber signal contains no parity bit, making parity checking by conventional technique almost impossible.
For the sake of simplicity, the transmission system 10 is represented schematically by a time-slot interchanges block 16 and a non-time-slot interchanges block 18, although it should be understood that the transmission system may contain other elements, either in addition to, or in substitution for, the illustrated blocks. The time-slot interchanges block 16 typically takes the form of an AT&T T8U time-slot interchanges which serves to alter (i.e., delay) the order of a successive block 14 in the stream of data blocks passing through the interchanges. In practice, the data blocks 14 are successively transmitted during a particular time interval or frame. In practice, the time frame is approximately 125 microseconds in duration, during which time, each of thirty-two separate data blocks 14 is successively input to the transmission system 10 on the bus 15. The time-slot interchanges 16 serves to alter the order of the blocks from one interval to a succeeding interval, typically by delaying one or more blocks for a certain number of time slots or even whole time frames. For example, it may be desirable for the fifth data block 14 in a frame N
(where N is an integer) to become the ninth block during the frame N+2. It is exactly this type of selectable shifting (i.e., delaying) that is performed by the time-slot interchanges block 16. In addition to performing the time-slot interchange function, the block 16 may perform other signal processing functions as well.
The non-time-slot interchanges block 18 serves to perform one or more signal processing operations on each data block 14, such as filtering for example. As compared to the data blocks 14 processed by the time-slot interchanges block 16, the data blocks 14 processed by the non-time-slot interchange block 18 remain unaltered with respect to the order in which they appear in each frame.
Also comprising part of the transmission system 10 is a stuck-bus detector 20. The stuck-bus detector 20 typically comprises a comparator or the like for monitoring the status of the incoming data bus 15 by comparing the pattern of each successive data block 14 on the bus to the immediately preceding block.
If the 2100~0~
pattern remains the same for an extended interval, then a stuck bus condition exists.
The parity checking apparatus 12 of the invention includes a first selectable, time-slot modulo-2 sum calculator 22 coupled to the incoming data bus 15 for calculating the parity of a selected one of the data blocks 14 on the bus 15. In other words, the modulo-2 sum calculator calculates the parity of a single selected data block 14 in each frame. The modulo-2 sum calculator 22 generates a single bit whose status is set depending on whether the data block 14 under examination contains an odd or even number of binary "1"s. Typically, if the data block 14 has an odd number of "1"s, then the modulo-2 sum calculator 22 generates a "1"
whereas for an even number of "1"s, the calculator generates an "0".
Each of the second and third selectable, time-slot modulo-2 sum calculators 24 and 26 is coupled to the output of a separate one of the time-slot interchanger and non-time-slot interchanger blocks 16 and 18, respectively.
The modulo-2 sum calculators 24 and 26 are each identical to the modulo-2 sum calculator 22, and each serves to calculate the parity of the selected data block leaving a separate one of the time-slot interchanger 16 and non-time-slot interchanger blocks 16 and 18, respectively. The parity calculation made by the modulo-2 sum calculator 26 is compared by a comparator 28 to the parity calculation made by the modulo-2 sum calculator 22. The output signal generated by the comparator 28 is reflective of the difference, if any, between the parities of the incoming and outgoing data blocks 14 processed by the non-time-slot interchanger block 18. Thus, the comparator 28 provides an accurate indication of the integrity of the data path through the non-time-slot interchanger block 18.
Just as the path integrity of the non-time-slot interchanger 18 is established by comparing the parities calculated by the modulo-2 sum calculators 22 and 26, the path integrity of time-slot interchanger block 16 is established by comparing the parities calculated by the modulo-2 sum calculators 22 and 24.
However, such a comparison cannot be made directly because the data block 14 produced at the output of the of the time-slot interchanger block 16 now resides in a different time slot and/or frame other than the data block whose parity is calculated by the modulo-2 sum calculator 22. To facilitate the parity comparison, the output signal of the modulo-2 sum calculator 22 is input to a delay compensator 30 which serves to delay the calculator output signal by an interval (either one or more frames, and/or time slots or bytes) exactly the same as the delay of the selected data block passing through the time-slot interchanger block 16. A comparator 32 compares the output signal of the modulo-2 sum calculator 24 with the output signal of the delay ~~. 2100906 compensator 30 to establish the integrity, or lack thereof, of the data path through the time-slot interchanger block 18.
The foregoing describes a technique for detecting the parity of a selected one of a set of successive data blocks 14 transmitted through a transmission system 10 to determine the integrity of the transmission path. A distinct advantage of the instant technique is that there is no need for each data block 14 to contain a separate parity bit in order to detect parity. Rather, the instant technique relies on checking the data block parity as a selected block enters and leaves the transmission system 12 in order to verify the path integrity.
It is to be understood that the above-described embodiments are merely illustrative of the principles of the invention. Various modifications and changes may be made thereto by those skilled in the art which will embody the principles of the invention and fall within the spirit and scope thereof.
Claims (4)
1. A method for detecting if integrity exists in a transmission path through a transmission system which processes each of a plurality of successive blocks of data during a given time frame, each block of data devoid of parity information, comprising the steps of:
establishing a parity value of a selected one of the successive blocks of data upon entering the transmission system during each time frame;
processing the successive blocks of data without reference to their parity by transmitting the blocks through the entire system;
establishing a parity value of the selected block of data as it exits the transmission system, independent of the parity value of the selected block upon entering the transmission system; and comparing the parity value of the selected data block entering the transmission system to the parity value of the selected data block exiting the system, and indicating whether integrity exists in the transmission path in accordance with the difference between the established parities.
establishing a parity value of a selected one of the successive blocks of data upon entering the transmission system during each time frame;
processing the successive blocks of data without reference to their parity by transmitting the blocks through the entire system;
establishing a parity value of the selected block of data as it exits the transmission system, independent of the parity value of the selected block upon entering the transmission system; and comparing the parity value of the selected data block entering the transmission system to the parity value of the selected data block exiting the system, and indicating whether integrity exists in the transmission path in accordance with the difference between the established parities.
2. The method according to claim 1 wherein the step of processing the successive blocks of data includes the step of delaying the selected block by a predetermined delay interval.
3. The method according to claim 2 wherein the parity of the selected data block entering the transmission system is delayed by the predetermined interval before being compared to the parity of the selected data block exiting the transmission system.
4. The method according to claim 1 wherein each block of data is comprised of a stream of binary "1"s and "0"s and wherein each of the parity-establishing steps comprises the step of ascertaining the number of "1 "s in the selected block of data.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US946,687 | 1978-09-28 | ||
| US94668792A | 1992-09-18 | 1992-09-18 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2100906A1 CA2100906A1 (en) | 1994-03-19 |
| CA2100906C true CA2100906C (en) | 2000-05-02 |
Family
ID=25484811
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002100906A Expired - Fee Related CA2100906C (en) | 1992-09-18 | 1993-07-20 | Method and apparatus for data parity in a transmission system |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5490150A (en) |
| JP (1) | JP3059611B2 (en) |
| KR (1) | KR0128507B1 (en) |
| CA (1) | CA2100906C (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7137048B2 (en) * | 2001-02-02 | 2006-11-14 | Rambus Inc. | Method and apparatus for evaluating and optimizing a signaling system |
| US6400714B1 (en) | 1998-12-11 | 2002-06-04 | Lucent Technologies Inc. | Method and apparatus for dynamic time slot assignment |
| US7490275B2 (en) * | 2001-02-02 | 2009-02-10 | Rambus Inc. | Method and apparatus for evaluating and optimizing a signaling system |
| US6873939B1 (en) | 2001-02-02 | 2005-03-29 | Rambus Inc. | Method and apparatus for evaluating and calibrating a signaling system |
| US7076377B2 (en) * | 2003-02-11 | 2006-07-11 | Rambus Inc. | Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit |
| CN106452679B (en) * | 2016-11-05 | 2020-11-20 | 杭州畅动智能科技有限公司 | Robot development system and communication method thereof |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3958111A (en) * | 1975-03-20 | 1976-05-18 | Bell Telephone Laboratories, Incorporated | Remote diagnostic apparatus |
| US4022979A (en) * | 1975-12-29 | 1977-05-10 | Bell Telephone Laboratories, Incorporated | Automatic in-service digital trunk checking circuit and method |
| US4170722A (en) * | 1978-02-17 | 1979-10-09 | Gte Automatic Electric Laboratories, Incorporated | Apparatus and method for remote testing of a loop transmission path |
| US4360891A (en) * | 1980-04-14 | 1982-11-23 | Sperry Corporation | Address and data interface unit |
| US4736376A (en) * | 1985-10-25 | 1988-04-05 | Sequoia Systems, Inc. | Self-checking error correcting encoder/decoder |
| JPH0191545A (en) * | 1987-10-02 | 1989-04-11 | Nec Corp | Self-diagnostic circuit |
| US4872172A (en) * | 1987-11-30 | 1989-10-03 | Tandem Computers Incorporated | Parity regeneration self-checking |
| US4958350A (en) * | 1988-03-02 | 1990-09-18 | Stardent Computer, Inc. | Error detecting/correction code and apparatus |
| US5155735A (en) * | 1988-03-31 | 1992-10-13 | Wang Laboratories, Inc. | Parity checking apparatus with bus for connecting parity devices and non-parity devices |
| US5181207A (en) * | 1988-04-14 | 1993-01-19 | Harris Corp. | Error correction mechanism using pattern predictive error correction codes |
| JPH0430234A (en) * | 1990-05-25 | 1992-02-03 | Fujitsu Ltd | Error detection circuit |
| JPH0474369A (en) * | 1990-07-16 | 1992-03-09 | Fujitsu Ltd | Error detecting circuit |
| US5228042A (en) * | 1991-02-07 | 1993-07-13 | Northern Telecom Limited | Method and circuit for testing transmission paths |
| JPH04320538A (en) * | 1991-04-19 | 1992-11-11 | Mitsubishi Electric Corp | Fault monitoring system |
-
1993
- 1993-07-20 CA CA002100906A patent/CA2100906C/en not_active Expired - Fee Related
- 1993-09-09 KR KR1019930018068A patent/KR0128507B1/en not_active IP Right Cessation
- 1993-09-20 JP JP5255184A patent/JP3059611B2/en not_active Expired - Fee Related
-
1994
- 1994-11-03 US US08/333,905 patent/US5490150A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| KR0128507B1 (en) | 1998-04-15 |
| JPH06209307A (en) | 1994-07-26 |
| CA2100906A1 (en) | 1994-03-19 |
| US5490150A (en) | 1996-02-06 |
| KR940008312A (en) | 1994-04-29 |
| JP3059611B2 (en) | 2000-07-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1298420C (en) | Demultiplexer system | |
| AU635112B2 (en) | Method and apparatus for detecting a frame alignment word in a data stream | |
| CA1106065A (en) | Data transmission systems | |
| US4694453A (en) | System for adjusting signal transmission timing in time-division multiplexing signal transmission | |
| US4143246A (en) | Time division line interface circuit | |
| US5699348A (en) | Method and apparatus for error performance monitoring of a leased telecommunication circuit | |
| US5151902A (en) | Method and apparatus for quality monitoring of at least two transmission sections of a digital signal transmission link | |
| US4197523A (en) | Digital telecommunication switching systems | |
| JP3512948B2 (en) | Communication measuring instrument | |
| CA2100906C (en) | Method and apparatus for data parity in a transmission system | |
| EP0119843A2 (en) | A system for linking channel group in digital communication network | |
| US4071703A (en) | Time slot interchanger | |
| CA2026266C (en) | Time division communication system frame changeover arrangement | |
| US6895021B1 (en) | Method and apparatus for time-profiling T-carrier framed service | |
| JPS5821460B2 (en) | A device for transmitting both telephone and video signals over telephone lines. | |
| US5144624A (en) | Direct digital access telecommunication system with signaling bit detection | |
| US4365330A (en) | Channel zero switching arrangements for digital telecommunication exchanges | |
| CA1309520C (en) | Digital loop carrier system having multiplexed interrupt structure | |
| US3870823A (en) | Telephone exchange metering system | |
| EP0197492A2 (en) | A method and an apparatus for modeling bit rate justification | |
| US3663761A (en) | Time division multiplex transmission system | |
| US5970051A (en) | Reduction of errors in D4 channel bank by multiframe comparison of transmit enable lead to determine whether analog channel unit is installed in D4 channel bank slot | |
| US4482997A (en) | Arrangement for reducing clipping in a digital conference arrangement | |
| US5627820A (en) | Automatic detection of a telecommunications fractional channel | |
| JPS59198061A (en) | Supervising system of data highway in equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |