CA2078499A1 - Reconfigurable fuzzy cell - Google Patents

Abstract

MSC-21613-1 Patent Application Abstract of the Invention A reconfigurable fuzzy cell comprising a digital control programmable gain operation amplifier, an analog-to-digital converter, an electrically erasable PROM, and 8-bit counter and comparator, and supporting logic configured to achieve in real-time fuzzy systems high throughput, grade-of-membership or membership-value conversion of multi-input sensor data.
The present invention provides a flexible multiplexing-capable configuration, implemented entirely in hardware, for effectuating S-, Z-, and PI-membership functions or combinations thereof, based upon fuzzy logic level-set theory. A membership value table storing "knowledge-data" for each of S-, Z-, and PI-functions is contained within a nonvolatile memory for storing bits of membership and parametric information in a plurality of address spaces. Based upon parametric and control signals, analog sensor data is digitized and converted into grade-of-membership data. In situ learn and reconfiguration modes of operation are also provided.

Description

.

MSC-21613-1 ( f Patent Application 2 ~ 7 ~

RECONFIGUR~BLE FUZZ'Y CELL

Ori~in of Invention The invention described herein was made by an employee of the United States Go~ crlmlent and ma~r be manufactured and ~lsed by ~r for the 5 Government of the United States of America for govermnental purposes without payment of any royalties thereon or therefor.

Field of Invention This invention relates to fuzzy logic circu ts, and more particularly relates to hardware configurations for realizing typical ~uzzy membership Z-, 10 S-, and PI-functions, or hybrid functions thereof.

Back~round of Illvention Fuzzy logic systems are based upon a control methodology intended to emulate and exploit the vagueness inherent in the human thinking process.
The "fuzzy" approach to analyzing comple~ systems and decision processes is 15 described by L.~. Zadeh in the IEEE Transactions on Systems, Jan. 1973, vol.
SMC-3, no. 1, pp. 28-44 and IEEE Spectrurn, ~ugust 1984, pp. 26-32.
Fuzzy logic bases decisions on input in the form of linguistic variables with malleable bounda~ies instead of conven~onal quantitative variables urith firm boundaries. For instance, instead of describing a typical summer's day 20 in the southwest region of the United States as having a temperature of 95F
and a relative humidity of 90%, the fùzzy approach might describe the weather linguistically as "hot and muggy." This, of course, is more likely to be the waya human would describe the weather: not only in filzzy or vague terms, but also by classifying the particular sensed conditions of temperature and 25 hl~Tnidity into previously e~pe~enced buckets or sets. Thus, the term "muggy"

MSC-21613-1 ~ ~ Patent Application 2~4~

might apply to relative humidity above 50%. Similarly, the term "hot" might apply to temperatures above 80F. These classifications can also be tempered by such qualifications as "somewhat" or "very."
Thus, by receiving inputs in the form of linguistiG variables, fuzzy set theory provides a method for an appro~imate characterization of complex or amorphous phenomena or processes. Data are assigncd to fuzzy sets bascd upon the degree of membership therein, which ranges from 0 (no membership) to 1.0 (full membership). Fuzzy set theory uses membership functions to determine the fuzzy set or sets to which a particular data value belongs and 10 its degree of membership therein. Such degree of membership is typically plotted in Z-, S-, and PI functions. This approach relaxes sensor accuracy requirements as opposed to traditional logic that places several constraints thereon. Fuzzy log~c allows control decisions in spite of lack of absolute accuracy from sensor data. Nevertheless, the accuracy of the sensor would be 15 sufficient to deterrr~ine if the data belongs to a particular fuzzy set.
An inherent benefit of fi~zzy systems is that sensor data is constantly being received and analyzed, notwithstanding system complexities and uncertainties. Accordingly, it is impor~lt that a practical fuzzy system have the capability to process this large volume of data and make appropriate 20 adjustments and decisions preferably in real time. There have been some recent improvements in the prior art in effort to render fuz~y logic and set theory applicable to real time processes.
For example, in US Patent No. 4,809,175 issued to Hosaka, e~ al., is disclosed a vehicle control system and related method which performs analog 25 to grade-of-membership conversions by way of software. In accordance with that invention, depending upon the particular hardware being used, several machine instruction cycles vrill occur for each membership grade determination. Since additional instructions are required for ascertaining by interpolation, values not contained in a memory-resident discourse table, 30 response times are degraded, thereby rendering this art not applicable to high-MS~-21613-1 ~ ~ Patent ~pplication 2 ~ 7 ~
speed real time fuzzy systems due to a tendency to overload. Another limitation of that invention is that the analog interface fails to provide an on-line rescaling c~pability for sensor data. Accordingly, in an application in which sensors are changed, the level converter's scaling hardware would 5 necessarily require physical change-out. It should be apparent to those skilled in the art tlmt such hard~are chanO~-outs ~rc impractic~l for real time environments. In addition, the invention is not suitable for military or space applications because power surges would erase membership values which are stored in volatile memory, thereby necessitating reload and recalculation 10 operations.
US Patent Nos. 4,694,418; 4,716,540; and 4,837,725, issued to Yamakawa, e~ a~., disclose fuzzy membership function integrated circuitry which have high implementation costs because an actual working system is custom-built, thereby requiring additional hardware. The Yamakawa fuzzy 15 logic integrated circuits lack the controls required for use in distributed high-speed and real time fuzzy systems. These devices generate analog output requinng an analog-to-digital conversion before being processed by a digital computer. Furthermore, these chips only provide for analog input signals. In addition, the Yamakawa integrated circuits do not provide for on-line raw data 20 acquisition or the rescaling thereof relative t~ learning new processes when sensors are added or changed. Furthermore, these integrated circuits are not useful for space and military applications because they are not constructed for these environments.
Accordingly, these limitations and disadvantages of the prior art are 2~ overcome with the present invention, and improved me ns and techniques are provided which are especially useful for implementing embedded, high-throughput fuzzy systems in real time.

, , , .

MSC-21G13-1 ( Patent Application 2~7~99 SummarY of Invent on As will be described in detail, the preferred embodiment of the present invention comprises a digital control programmable gain/multiplex operation amplifier (PGMA), an analog-to-digital converter (ADC~), an electrically 5 erasable Pr~O~I (EEPr~O~I), S-bit coun~er and comparator, and supportillg logic configured to achieve in real-time, fuzz~ systems vrith high throughput, grade-of-membership or membership-value conver~ion of multi-input sensor data.
The present invention provides a flexible multiplexing-capable configuration for effectuating S-, Z-, and PI-membership value functions or 10 combinations thereof, based upon fuzzy logic level-set theory. More particularly, an 2n s~tu reconfigurable cell for converting raw analog sensor data into grade-of-membership filzzy sets based upon comparison with such S-, Z, or PI^function level-set is provided. The instant reconfigurable fuzzy cel1 includes nonvolatile memory means for storing bits of membership and 1~ parametric information in a plurality of address spaces. A membership value table contained within this memory stores "knowledge-data" or level-set data for each of these functions. A data/parameter interface means is also provided for storing and transmitting pararnetric signals corresponding to function, gain, and channel selection parameters. A control circuit rneans is provided for 20 controlling and coordinating the operation of the reconfi~rable cell by generating control signals and using the parametric signals transrnitted by the data/parameter interface means.
Responsive to such control signals, and disposed medially of a suitable computer and the instant reconfigurable fuzz~ cell, is a bus interface circuit 25 means for transmitting the pararnetric information to the datalparameter interface means and also for transmitting the grade-of-membership fuzzy sets to the computer. An analog interface means containing a plurality of sensor channels rece*es and converts analog sensor data into digital representation, in accordarlce with the transmitted parametric signals. In accordance with the . ., .. . . . . , ~ ~ ........ -; -, ~ . - -- . : . ~ ~ .: . , :

MSC-21613-1 ~ f Patent Application 2 ~
present invention, a reconfigurable fuzzy cell is provided which not only converts analog sensor data into grade-of-membership data, but also is capable of a "learn" mode for acquiring raw digitized sensor data and a "reconfiguration" mode for accommodating, in sitU and entirely in hardware~
5 changes related to the relevant membership functions.
It is an object and fe~ture of the pre~ent invention that high-speed analog-to-grade-of-membership and raw digital conversions be performed all by hard~Yare and be available simultaneously within only one conversion cycle.
It is another object of the present invention to provide a fuzzy logic 10 apparatus and method with a data acquisition mode feature to allow learning of newly replaced or added sensors and signal conditioners by acquiring raw digital data from the process to formulate a membership function by a central controller.
It is an advantage and object of the present invention to provide a 15 reconfigurable membership table located in rlon-volatile memory while the reconfigurable cell remains on-line with readback capability.
It is still another object of the present invention to provide fuzzy logic apparatus and method with a selectable membership function, channel selection, and scaling factor for multiple input sensor channels while remaining20 on-line. It is another object of the present invention to provide fuzzy logicapparatus and method for membership conversion and digital data conversion completion flag for interrupt driven, real time fuzzy systems.
It is yet another object of the present invention to provide novel hardware architecture that allows combining existing off-the-shelf components 25 for implementing an embedded fuzzy logic system that performs fuzzy set operations based on level-sets with high performance and low-cost benefits realized.
It is another object of the present invention to provide fuzzy logic apparatus and method with the capability of hybridizing to a single chip due 30 to availability of ordinary standard components as well as realizing space or - : .

: ', MSC-21613-1 ~ Patent Application ~7~
military fuzzy cells since components for these specialized applications exist and are readily available.
It is another object of the present invention to provide fuzzy log~ic apparatus and method which require no hardware change-outs when new or 5 modified membership functions or rescaling of a ne~ily installed sensor or signal con(litioner for a ,~rticlllar ch~nnel ere reqnired.
It is yet another object of the present invention to provide fuzzy logic apparatus and method ~ith the ~eature of ai mixer of learning and analog-to-membership and digital data conversions in real time.
It is another object of the present invention to provide fuzzy logic apparatus and method which accommodates discrete input data as well as sensor data.
It is yet another object of the present invention to provide fuzzy logic apparatus and method ~Yhich accommodates comple~ membership functions in 15 addition to Z, S, and PI functions.
It is yet another object of the present invention to provide fuzzy logic apparatus and method which are easily adapt~ble to various computer BUS
interfaces.
It is yet another object of the present invention to provide fuzzy logic 20 apparatus and method which may independently program a number of membership levels for ea~h channel.
It is a specific object of the present in~ ention to provide, in a computer system, all in si~u reconfigurable fuzzy cell for converting raw analog sensor data into grade-of-membership filzzy sets based upon comparison with a Z-, S-, 25 or PI-function level-set, or a hybrid thereof, comprising: nonvolatile memorymeans for storing bits of membership and parametric information in a plurality of address spaces; control circuit means for controlling and coordinating the operation of the reconfigurable fuzzy cell by generating control signals and using parametric signals; data/parameter interface means including gain, 30 fimction and channel selection parameters fior storing and transmittiIlg the ~ . .

: . .. .
, : . . ...
~, . .
~. . . . i : - ..

MSC-21613-1 ; ( Patent Application ~ 2~7~9~
parametric signals, and further including raw digital sensor data storage means and level-set membership data storage means; analog interface circuit means responsive to the control signals and containing a plurality of sensor channels, for receiving and converting the analog sensor data into digital representation responsive to the parametric signals; the analog interface circuit means including a pro~rammable gain operational amplificr means ror scaling the sensor data based upon the parametric signals; membership value circuit means responsive to the control signals for determining the degree of membership of the digital representation of the sensor data in the level-set selected based upon the parametric signals; the membership value circuit comprising: membership table means contained in the nonvolatile memory means and storing level-set data for each function; line switcher means to select the appropriate one of the plurality of address spaces in the nonvolatilememory means containing level-set data for comparison with the digital representation of sensor data; comparator means to deduce grade-of-membership; membership value generating means for retrieving the level-set data based upon the address spacés selected by the line sw~tcher means, for comparison with the digital representation of sensor data in the comparator means; and confirmation/disconfirmation means for evaluating the output of comparator means and feeding back the result thereof to the membership value circuit means; and bus interface circuit means also responsive to the control signals, for transmitting parametric information to the data/parameter interface means and transmitting grade-of-membership fuzzy sets and digital representation of sensor data to the computer system.
These and other objects and features of the present invention will become apparent from the following detailed description, wherein reference is made to the fi~ures in the accompanying drawings.

.,; ,., ~ .

- MS~,-21613-1 f f Patent Application 2 ~ 7 ~
In the Drawin~s FIG.lis a block diagram depicting an in si~U reconfigurable fuzzy cell in accordance with the present invention.
FIG.2is a detailed block diagram depicting the hardware components 5 of the preferred embodiment of an i~ situ reconfigurable fuzzy cell in accordance with the present invention.
FIG.3Ais a simplified schematic dia~ram depicting bus interface logic circuitry embodying the present invention.
FIG. 3B is a simplified schematic diagram depicting membership 10 value/line switcher logic circuitry embodying the present invention.
FIG.3Cis a simplified schematic diagram depicting membership value confirmation/disconfirmation logic circuitry and control line buf3Fer/switcher circuitry embodying the present invention.
FIG. 3D is a simplified schematic diagram depicting fuzzy cell 15 data/parameter interface logic circuitIy embodying the present invention.
FIG.3E is a simplified schematic diagram depicting fuzzy cell control logic circuitry embodying the present invention.
FIG.4Ais a portion of a block dia,gram depicting the fimctional flow of the analog-to-membership value conversion mode embodying the present 20 invention.
FIG. 4B is the remaining portion of the block diagram depicted in FIG.4A.

.

' - ~ ` i , , ~

-MS(~-21613-1 ~ Patent A~plication - 2 ~

FIG. 5 is a block diagram depicting the functional flow of the learn mode embodying the present invention.
FIG. 6 is a block diagram depicting the functional flow of the mode reconfiguling the cell's membership value table embodying the present 5 inventioil.
FIG. 7 depicts a plot of a representati~e Z-function with temperature measurement data and corresponding ~;nowledge data on the horizontal axis, and membership value on the vertical a~is.
FIG. 8 depicts a plot of a representative S-function with pressure 10 measurement data and corresponding knowledge data on the horizontal axis, and membership value on the vertical a~is.
FIG. 9 depicts a plot of a representative PI-function vvith target tracking measurement data and corresponding knowledge data on the horizontal a~is, and membership value on the vertical a~is.
FIG. 10 depicts the membership value characteristics of the PI-function with target tracking measurement data shown in FIG. 9.
FIG. 11 depicts a typical timing diagram in accordance with the present invention.

Detailed Description ~0 Now referring to FIG. 1 ~here is depicted a block diagram of an in si~u reconfigurable filzzy cell embodying the present invention. More particularly, MSC-21613-1 f ~ Patent Application 2~7~9~
there is shown bus interface logic block 10, fuzzy cell data/parameter interfacélogic block 30, membership value/line switcher logic block 50, function/membership value table block 70, digital comparator bloc~ 100, analog interface block 150, signal conditioned sensor data block 140, mernbership 5 value confirrnation/disconfirmation logic block 120, last value detect logic block 2nn. ~n~l f~ .v ce!l c(~ntrol logic block ~7n th~t cnmrrice ~n electrnnic digital/analog circ~lit for embedded real-time fuzzy control in accordance with the present invention.
The instant cell operates with a computer having a simple input/output 10 interface. The computer controls the three modes of the cell: the start of the analog to grade-of-membership (or membership value) conversion, the learn mode for acquiring raw digitized sensor data only, or reconfiguring the Membership Yalue Table (MVT). In accordance with the present invention, for the conversion process, the computer first selects the sensor data channel from 15 signal conditioned sensor data 140 that is to be sampled, the appropriate scaling of that channel, and selection of the channel's memory block in MYT
70 by sending this cell configuration information to analog interface 150 and MVT 70 via data/parameter interface logic 30. The selected channel's section of memory (or memory block) in MVT 70 contains the "knowledge-data" for 20 converting the digitized data sample into its membership value.
Membership value/line switcher logic ~0 generates the addresses that access the data within the section of mer ory. The cell configuration information from data/parameter interface logic 30 also enables the appropriate circuitry in membership value/line switcher logic 50 and 25 membership value confirmation/disconfirmation 120 as will be hereinafter explained in detail. The computer then issues a start conversion signal from bus interface logic 10 to analog interface 1~0.
Still referring to FIG. 1, the analog interface 150 converts the analog sampled channel into its corresponding binary representation, i.e., its 30 corresponding digitized data sample. When the analog-to digital (A/D) - . . - . .

MSC-~lG13-1 ( f Patent A~ o~9 9 conversion is complete, the digitized sample is sent to data/parameter interfacelogic 30 and digital comparator 100. In addition, analog interface 150 outputs a sample ready signal indicating that the digitized sample is ready. This signal latches the sample in data/pararneter interface logic 30 and also 5 activates fuzzy cell control logic 170. During the conversion process, control lo~ic 170 of the instant cell takes control of the grade-of-membership conversion process by sending control signals to membership value/line switcher logic 50, MVT 70, and membership value confirrnation/disconfirmation logic 120. MVT 70 receives control signals from control logic 170 and is 10 enabled, ~vhereby its contents, specified by the addresses from membership value/line switcher logic ~0, are outputted to digital comparator 100 and last value detect logic 200.
In accordance with the present invention, digital comparator 100 logically cormpares the knowledge-data contents located in the channel's 15 memory section of MVT 70 against the digitized sample. Last value detect logic 200 checks the last value flag to ascertain whether the membership value has reached 1.0, whereupon the conversion cycle is terminated. For each comparison in digital comparator 100, the output results are sent to membership value confirmation/disconfirmation logic 120 which determines if ~0 the digitized sample from analog inter~ace 150 is a member of the knowledge-data. If it is, a signal frorn the output of membership value confirmation/disconfirmation logic 120 along u ith a synchronizing clock signal from control logic 170 generates a latch signal. This signal latches the currentaddress generated from membership value/line switcher logic ~0 which 25 represents the membership value of the digitized sample. Then, membership value/line switcher logic 50 increments to the next address in the memory block using a control signal from control logic 170.
In accordance with the present invention, this process continues until the grade-of-membership is found. Once the membership value of the digitized 30 sample is determined, either by detection of the last value flag or data sample - ~ . . . . - . .
- . ~ . -- MSC-21613-1 ( ~ Patent ~ 3 no longer being w ithin the knowledge-data, control logic 170 issues an interrupt to the computer. This indicates that the conversion is complete and proceeds to re-initialize the cell for the next conversion. Hence, once the processor issues a start conversion, the instant cell operates autonomously until the membership value of the digitized sample from analog interface 150 is doterrninod.
As will become apparent to those skilled in the art, the knowledge-data in MVT 70 is the digital information for each sensor channel used to convert the raw digitized sensor data sample into its grade of membership or 10 membership value. The data is arranged as a membership function for the sensor channel. The function could be either a S-, ~, or PI-function, or combinations thereof.
Under the teachings of the present iIlvention, its second mode of operation, the learn mode, allows the controlling computer system to acquire 1~ raw digitized data from a sensor channel. 1'his mode allows a real-time ~uzzylogic system to learn a new process or re-learn from a newly installed sensor.
For example, at predictable times in process control facilities, a channel must be changed from a pressure measurement to a temperature measurement. At other times, the sensor must be replaced with one that morutors higher or 20 lower readings. As another example, a pressure sensor that reads from 0 t~
14.7 psi may be replaced with a sensor that must read from 0 to 250 psi. In addition, the membership function may change. Consequently, such a learn mode allows a fuz2y logic computer system to acquire raw digitized data and determine the new membership function or knowledge-data for the sensor 25 channel. Af~cerwards, the computer downIoads the new knowledge-data into the channel's memory block in MVT 70 which can occur while the instant cell is on-line.
The present invention's third mode of operation, the reconfigure mode, allows a computer system to update MVT 70 (makeup of a non-volatile 30 read/write memory device) while the instant cell remains on-line. This 1~

~ ~ MSC-21613~ Patent 2p~1~c~t~ 9 typically occurs when new knowledge-data must be loaded into MVT 70, such as after a learn mode has occurred. Each sensor channel is assigned a section of memory containing the knowledge-data for determining the membership value of a digitized sample from that channel. To invoke this mode, the computer first inhibits the instant cell before reconfi~uring MVT 70. This ~llo~:s computer contrcl acccss to ~7~ 70 ~ia thc instant ccll's aibitration control logic in control logic 170 to MVT 70. Ne~t, the computer do~nloads the data into MVT 70. It is an advantage of the present invention that readback capability e~ists to verify that the data written into memory were loaded properly.
Still referring to FIG. 1, an explanation of each section of the instant cell depicted therein follows. Fuzzy cell data/parameter interface logic 30 allows raw digitized data, membership value, and cell parameter capture to occur.
Raw digitized data capture occurs when analog interface 150 has digitized a sample of sensor data from signal conditioned sensor data 140 after receiving a start A/D conversion signal from the computer. The output of analog interface 150 is the raw digitized sample aud its associated sample ready signal indicating that the sample is ready for processing. These two outputs are received by data/parameter interface logic 30. The sample ready signal latches the digitized sample in data/parameter interface logic 30 which is now retrievable by the computer at any time through bus interface logic 10. In accordance ~vith the present invention, raw digiti~ed data capture occurs when either the cell is in the learn mode or when the cell is performing an analog tograde-of-membership conversion.
Membership value capture occurs when the instant cell is determining the membership value of the digitized data sample from analog interface 150.
The membership value captured is represented by the address output of membership value/line switcher logic 50. This value is latched into data/parameter in~erface logic 30 using a latching control signal from membership value confirmation/disconfirmation logic 120. The latching control ,, _ "1~
MSC-21613-1 ( ~ Patent Application 2~7~
signal is generated each time the sample from ancllog interface 150 is compared with the knowledge-data, one byte at a time, in MVT 70 for a particular sensor charmel and found to meet the confirrnation decision criteria of digital comparator 100 and membership value confirmation/disconfirmation 5 logic 120.
C~ell r)~r~meter cal)tllre nccurs when the computer sends cell parameters for either determining the membership value of digitized sensor data from analog interface 150 or when the computer must reconfigure the instant cell's MVT 70. The cell parameters are directly loaded into data/parameter interface 10 logic 30 (latched) by the computer. The parameters consists of channel select, gain select, and function select bits. The channel and gain bits are used to configure analog interface 150~ These bits select and scale the specified sensorchannel before it is digitized. The combination of the channel and function bitsfrom datalparameter interface logic 30 also constitutes the sensor channel's 15 memory section address space in MV'r 70. For reconfi~ing MVT 70, the computer sends channel and function bits required for selecting the appropriate section of memory. The gain bits are "don't cares" since the computer will not start an A/D conversion when reconfiguring the table. Each sensor channel has a section of memory in M~T 70 allocated to it containing 20 the knowledge-data for determining the membership value of a digitized sensorchannel. The knowledge-data located in MVT 70 represents the abscissa of the membership function and the membership value represented by the addresses from membership value/line switcher logic 50, the ordinate.
The ~unction select bits consist of three bits called S-, Z, and PI. These 25 bits also select/enable the appropriate decision circuitry in membership value confirmationldisconfirmation logic 120 and address buffer in membership value/line switcher logic ~0. The decision circuitry in membership value confirmation/disconfirmation logic 120 is a combinational circuit consisting three sections for evaluating ~-, Z, and PI-functions. These sections are 30 enabled by the fimction select bits. The bits are all mutually exclusive; tha$

MSC-21613-1 ( f Patent Application 2~78~
is, only one is asserted at any particular time. Consequently, only one decisioncircuit is active during an analog to grade-of-membership conversion.
It is a feature of the present invention that computer control for retrieving the digitized sample, the mernbership value, and loading cell 5 parameters bypasses the cell control logic 170. This approach prevents controllogic 170 from locking out cnmputer contrnl tn ~l~t~llp~r~lme~er interf~ce lo~ic30 when access thereto is required.
In accordance ~vith the present in~ention, mernbership value/line switcher logic 50 generates the addresses that outputs the data contents of 10 ~VT 70. As should be clear to those skilled in the art, these addresses represent membership values. -The addresses are the binary representation of membership values. For example, address OOH, OIH, 02H, up to O9H represent membership values of 0, .1, .2, up to 1.0, respectively. These addresses, generated by a counter, are used to determine the membership value of the 15 digitized data sample outputted from analoginterface 150. The addresses from membership valueAine switcher logic 50 constitute the lower portion of the address space in MVT 70 for a given channel. The upper address in MVT 70 is constituted up by the channel and function select bits from data/parameter interface logic 30 which address the particular sensor channel's section of 20 memory. However, unlike the channel and function bits which remain static, the addresses from membership valueAine suitcher logic 50 change during an analog to grade-of-membership conversion.
Each time an address from membership value/line switcher logic 50 is generated, it is used as an input address to MVT 70 where the knowledge-data 25 resides. In accordance with the present invention, for every address generated, a knowledge-data byte is outputted ~om MVT 70 which is then used to compare against the digitized data sarnple from analog interface 150 in digital comparator 100. The results of the comparison in digital comparator 100 are outputted to membership value confirmation/disconfirmation logic 120 where 30 this logic decides if the sample from analog interface 150 is within the domain MS~ 21613-1 PatentApplication 2 ~ 9 ~
of the knowledge-data. If so, then membership value confirmation/disconfirmation logic 120 sends a latch signal to data/parameter interface logic 30 where it latches the current address from membership value/line switcher logic 50. The counter is incremented b~ control logic 170 5 and the process is repeated until the grade-of-membership (or membership ~alue~ of the di~itized sample from analog interface 150 is deterrnine(l or the end flag located in MVT 70 is detected in last value detect logic 200.
The membership value/line switcher logic also contains a pair of buffers whose outputs are shared. These outputs provide to MVT 70 the addresses 10 generated by the counter. These addresses serl.~e to access the address spacewithin the section selected by the channel and function bits. Only one buffer is active dunng any analog-to-membership value conversion. In accordance with the present invention, the purpose of the buffers is to switch the paralleladdress lines coming from the counter depending if the conversion pertains to 15 S-, Z-, and PI-function operations. S- and ~ function operations require thatthe addresses increment sequentially upwards from zero. Therefore, the buffer associated with these operations allows the address generated by the counter to go unaltered into the address input of MVT 70.
For PI-function operations, the situation is different: PI-functions are 20 bell-shaped requiring comparing two data points from the upper and lower halfof the function for each membership value. Consequently, each membership value, the ordinate, has two knowledge-data points, the abscissa, from MVT
70 associated with it. The upper half of the function is the right half of the curve, and the lower half is the left half, symmetrical about the center of the 25 function. The memory section in MVT 70 for PI-function sensor channels is divided in half, upper and lower. Therefore, the addresses generated within the section of memory must incrementally switch from the lower portion of memory to the upper portion for that channel in an alternating fashion, with the lower half of memory within the section containing the upper half of 30 knowledge-data of the function and the upper half of memory containing the ~. . .

MSC-21613-1 ( Patent Al~plication 2 ~ 9 9 lower half of the data. Comparisons are incrementally made at both lower and upper addresses, v~ith the lower address comparison occurring first.
To accomplish this, a second buffer is provided which is wired to the address inputs of MVl` 70 such that the addresses appear shifted from the 5 output of the counter to the right, mal;ing the counter's least signific~nt bit (L~SB) now the most ~ignific~nt bit (~SB) input in MVT 70, the mo~;t significant bit now the second to the most significant bit in the MVT, second most significant bit now the third most si~nificant bit in the MVT ... the second least significant bit now the least significant bit in the MVT 70. With the 10 counter's LSB now the MSB input to MVT 70 address space for a given section, each time the counter increments, it selects data values in the MVT from the lower address space (Ao=O) and then upper (Ao=1).
It should be evident to those skilled in the art that it is still the counter's output from membership value/line switcher logic 50 that is latched 15 in data/parameter interface logic 30 when the grade-of-membership of the digitized sample is being determined. However, the computer must shift the contents of the membership value latrh in data/parameter interface logic 30 to the right and discard the LSB to arrive at the correct membership value of the sample since the LSB of the counter is used for address switching.
In accordance with the preferred embodiment, to keep the design simple, the buffers' outputs are intertwined together. These intertwined outputs now serve as the inputs into MVT 70. The inputs into both bufFers from the counter encounter the same address bits. For Z- and S- functions the upper buffer is wired into the input of Mvr 70 for normal sequential address generation thereinto. The lower buffer outputs are wired to the output of the upper buffer with the counter address shifted right: A~, of upper buffer (UB) intertwined with Al of lower buffer (LB), Al of UB with A2 of LB, A2 of UB with A3 of LB~ A3 of UB with A4 of LB, A4 of UB with As of LB, and As (MSB) of UB
with Ao of LB. Only when the PI-function operation occurs (PI-function bit 30 from data/parameter interface logic 30 asserted) is this bu~er enabled.

MSC-21613-1 f f Patent Application ` 2~a~9 It should be clear that MVT 70 is a read/write non-volatile memory device that store the knowledge-data of the sensor channels with a limited number of addresses containing the data. The device is partitioned into sections or blocks of memory for each sensor channel. Each block is a section 5 of memory with a muItitude of knowledge-data bytes or words used to compare against the digitized sample in digital comparator 100 and membership value confirmation/disconfirmation logic 120. The channel and function select bits from data/parameter interface logic 30 makeup the upper address to select the appropriate sensor channel section of memory. The addresses from 10 membership value/line switcher logic 50 constitute the address space of that sector. Then, during the analog to grade-of-membership conversion, each address generated by membership valuelline sv~ritcher logic 50 and sent through the line switcher is used to output the contents of MVT 70 at that particular address. The contents are used to compare against the digitized 15 sensor channel sample using digital comparator 100 and membership value confirmation/disconfirmation logic 120.
Control of MVT 70 occurs through control logic 170 for writing new data thereinto by the computer or enabling it when the instant cell is performing an analog to grade-of-membership conversion. For reconfiguring the table, the 20 computer sends control read/write signals to control logic 170 which are thensent to the control inputs thereo The fuzzy cell control logic 170 arbitrates control access to the ~IVT from either the computer or the instant cell. The data written into MVT 70 is sent via bus interface logic 10 using data, address,and control signalsfrom the computer. During an analog to grade-o 25 membership conversion, the data outputted from MVT 70 for each address from membership value/line switcher logic ~0 is sent to digital comparator 100 and to last value detect logic 200. Last value detect logic 200 looks for the last value flag to end the conversion when the membership value of the digitized sample reaches 1Ø The knowledge-data for a given sensor channel begins at 30 the first address in the section of memory with the membership threshold byte.

- ,, -: ~ - . ;. , . ~

MSC-~1613-1 f f Patent Application 2~ 4~
This occurs for ~ and S-functions which have only one threshold byte. For PI-functions, the first two data values outputted from ~VT 70 represent the threshold values, upper and lower. These values are located in the first memory locations in the lower and upper half of the sensor channel's memory 5 block. The threshold bytes per~orm an initial check to see if the digitized sample is ~vithin the domain of the knowledge-dat~. If it is, the conversion continues. If not, the process is terminated. The rest of the data represents the abscissa func-tion with the last byte being the last value flag in the section memory.
In accordance w~th the present invention, digital comparator 100 is a combinational circuit that logically compares the output data from MVT 70 against digitized data sample from analog interface 150. The comparator can perform logical as well as arithmetic comparisons with the ~ollowing possible results: the data sample from analog interface 150 is greater than the data from MVT 70, the data sample from analog interface 150 is less than the data from MVT, or the data sample from analog interface 150 is equal to the data from MVT 70. These outputs are mutually e~clusive and are inputted into the logic of membership value confirmation/disconf~rmation logic 120 for confirming or disconfirming the digitized sample from analog interface 150.
Membership value confirmation/disconfirmation logic 120 uses the results from digital comparator 100 to determine if the digitized sample from a sensor channel is within the domain of the function for that channel. If so, then membership value confirmation/disconfirmation logic 120 sends a confirmation signal which is used to generate a latching signal to 25 dat~/parameter interface logic 30. This latching signal latches the current address generated by membership value/line switcher logic 50 representing the current membership value for that digitized sample.
Still referring to FIG. 1, the logic in membership value confirmation/disconfirmation logic 120 is divided into three sections for S~
30 and PI-function evaluations. For ~fimctions, the "data sample from analog . , . ... . . ,, . . , ~ . , , , . , ,~ . .

MSC-21613-1 ~ ~ Patent ~pplication 2~7~
interface 150 is less than data value from MVT 70" and "data from analog interface 150 is equal to data value from MVT 70" outputs from digital comparator 100 are logically "or'ed" together. The output from this logical "or'ing" is then logically "and'ed" vith the Z-function bit from data/parameter înterface logic 30. The Zbit, iIl this case, enables the Z-function evaluation circuitry por~ion of membership v~luc c rfi~ tion/disconfirrn~tion logic l20 when the Z-bit is asserted. Initially, Zfunctions require that the data sample for analog interface 150 must be less than or equal to the initial membership threshold value in order for the conversion to proceed. The threshold value is 10 the first data value from MVT 70 that is e~ aluated against the data sample from analog interface 150. T~is evaluation establishes whether the sample is within the domain of the channel's knowledge-data. If it is, the conversion continues cornparing subsequent data values from the channel's memory block MVT 70 against the data valùes from analog interface 150. Each time the 15 condition "data sample ~rom analog interface 150 less than or equal to data value from MVT 70" is met, membership value conirmatior~/disconfirmation logic 120 sends a latching signal to data/parameter interface logic 30 to latch the current membership value represented by the address from membership value/line switcher logic 50. When the condition is no longer met, that is, data20 sample from analog interface 150 must be less than or equal to the data from MVT 70, the conversion stops. This leaves the most recent address value from membership value/line switcher logic 50 l~t~hed in data/parameter interface logic 30, representing the membership value of the data sample.
Sirnilarly, for S-function membership value conversions, the "data 25 sample from analog interface 150 greater than data from MVT 70" and "data sample from analog interface 150 equals data from MVT 70" outputs from digital comparator 100 are logically "or'ed" together. The output ~rom this "or'ing" is logically "and'ed" with the S-function bit from data/parameter interface logic 30. When the S-function bit is asserted, the S-function 30 evaluation circuitly portion of membership value confirmation/disconfirmation - . . . -- ., - , ~, . ::. .:

., ~........... ;
- ::. :- ~ . . .,. ,:: ..

-MSC-21613 1 ! ~ Patent Application 2 0 7 ~ ~; 9 9 logic 120 is enabled. Initially, S-functions require that the data sample from analog interface 150 be "greater than or equal to" the initial membership threshold value stored in MVT 70 for the sensor channel selected for the conversion to proceed. Like Zfunction operations, this is the first value from 5 MVT 70 that is evaluated against the data sample from analog interface 150.
If the d~ta s~mple is ~vithin this domain, the ~on- er~ion continucs comI~aring subsequent data values from MVT 70 that is evaluated against the data sample from analog interface 150. The threshold value is the first value from MVT 70 that is evaluated against the data from analog interface 150 and its 10 purpose is the same as for the Zfunction. When the condition is no longer met, that is, data sample from analog interface 150 must be "greater than or equal to the data value from MVT 70, the conversion stops. This leaves the most recent address value generated from membership value/line switcher logic 50 latched in data/parameter interface logic 30, representing the membership 15 value of the data sample.
The PI-function section is enabled only when the PI-bit from data/parameter interface logic 30 is asserted. l'he PI-bit also enables the lower buffer in membership vaIue/line switcher logic 50 for PI-function operations.
The logic consists of a combination of the Z- and S-function sections as 20 hereinbefore described in detail. The output from these two sections are logically "or'ed" together and then the output of this or'ing logically "and'ed"with the PI-bit. This approach handles the upper and lower membership value thresholds and data as required for the function. The Z-function section handles the upper half and the ~function section handles the lower half of the 25 PI-function.
When the PI-function conversion starts, the first two values outputted from MVT 70 are the initial upper and lower membership threshold values ~membership of 0), with the upper value evaluated first. These are the two data points located on the ends of the fimction curve. If the data sample ~om 30 analog interface 150 is within the two samples, that is, "data sample greater - , . ... .. ~ . :. . : .

MSC-21613-1 f f Patent Application 2~7~
than or equal to lower membership value threshold" or "data sample less than or equal to upper membership value threshold" the next two values, upper and lower are compared (next membership value). The comparison continues until the membership value is determined or the last value flag is detected just like 5 Z- and S-functions.
It shou]d be app~rent to those skilled in the art that for PI-~unctions ;t tal;es two addresses from membership value/line switcher logic 50 for each membership value evaluation. For example, for rnembership value 0, two addresses therefrom are generated, 00 Hex (OOH) and 01 Hex (OIH). But, since 10 the Ao bit from the counter in membership value/line switcher logic 50 is nowthe most significant bit tMSB) input to MVT 70 as hereinbefore explained in the membership value/line switcher logic section, address 00 Hex (Ao=O~ MSB) causes the upper membership value threshold that resides in the first address in the lower memory half of the memory block to be outputted from the MVT.
15 The next sequential address 01H tAo=1~ MSB) causes the lower membership value threshold that resides in the first address in the upper memory half to outputted. Address OIH from membership value/line switcher logic 50 becomes 01H going into MVT 70 since Ao is now the MSB.
The fuzzy cell control logic 170 pro~rides o~erall cell control and computer 20 access control. This section contains the logic that includes: computer access to MVI` 70 for reconfiguration thereof`/ enable/disable the appropriate buffer in membership value/line switcher logic 50 for S-, Z-, or PI-functions; control forselecting a sensor channel in membership ~aluelline switcher logic 50; the cell clocks for the cell state machine for the analog-to-grade of membership 25 conversion; the cell state machine used for controlling the conversion process;
and the interrupt flag to the computer when a conversion is complete. The logic contains a synchronizing section including a synchronizing clock that synchronizes the conformation/disconfirmation decision from membership value confirmation/disconfirmation logic 120 with the instant cell's timing clocks.
30 The cell sontrol logic also includes a synchron~zer that synchronizes the A/D

MSC-21~13-1 f Patent ~pplication 2~7~

conversion completion will the cell system clocks.
The section also includes the inhibit fimction used when the learn or reconfigurin~ mode occurs. An inhibit signal sent from the computer interface 10 will inhibit the analog to grade-of-membership conversion operation.
Therefore, when a sample request signal is sent to the instant cell and the ~/D
con~-ersion is complete, the sample re~d~ ~ignal ~.ill not st~rt tllc ccll in converting the sampled sensor data into its membership value. I~ather, in accordance with thè present invention, the cell's conversion circuitry stays inhibited, allowing the computer to obtain the digitized data sample at the appropriate sampling rate for raw data acquisition. When the computer has finished the learn mode, it issues an enable signal from bus interface logic 10 to MVT 70, clearing the inhibit function. When the instant cell is not converting a digitized sample for a sensor channel, the computer's address, control, and data lines to MVT 70 are active, allov~ing the computer access to the contents thereof. ~Yhen the instant cell is performing an analog to grade-of-membership conversion, control logic 170 outputs control signals to disable computer access to MVT 70. However, in accordance with the present invention, the computer can still send an override signal that inhibits the cellif required.
As should be e~rident to those s~illed in the art, the signal conditioned sensor data 140 contains sensors and appropriate signal conditioners for measuring physical parameters such as pressure, temperature, vibration, acceleration. These are standard single-ended or dierential signals.
Analog inter~ace 150 performs the scaling function of selected sensor channel signal and the digitization of the scaled signal. In addition, it selects the appropriate sensor channel and the appropriate scaling ~or that channel by receiving channel and gain control bits f~om datatparameter ;nterface logic 30. These bits are then loaded into the analog interface by the computer by sending a cont~ol signal from control logic 170. I~e digitization of the selected sensor channel occurs when the computer sends a sample request signal from . ~ ,; . .

MSC-21613-1 ¢ ~ Patent ~pplication 2 ~
bus interface logic 10. The A/l) conversion is performed which then notifies thecomputer and the instant cell that the AfD is complete by outputting an end of conversion signal or sample ready signal. Simultaneously, the raw digitized data sample is outputted to digital comparator 100 and latched in 5 data/paraïmeter interface logic 30 using the sample ready signal. The sample read~ si~nal is also s~nt to bus interfac~ ]ogic In to noti~ thc comptltcr either as a polling or as an interrupt signal. It is an advantage of the present invention that this alternate way of notifying the computer is used in the learnmode when the interrupt signal ordinarily used for analog to grade-of-10 membership conversion is disabled. Since sampling of each sensor channel canvary, the design allows for different channel sampling rate as long as the overall bandwidth is maintained.
Bus Interface Logic 10 provides the interface between the computer and the instant cell. Command signals for reading the raw digitized sample and/or 15 membership value, loading fuzzy cell data parameters, reading/writing from/toMVT 70, loading channel and gain selection, and inhibiting/enablin~ the cell operation are performed through this interface. In accordance with the present invention, the computer has directed access to data/parameter interface logic 30 for loading in fuzzy cell data parameters, reading the raw digiti~ed data 20 sample, and reading the membership value. Controls for these functions are provided by the computer through this interface. The computer has non-blocking access to perform these functions an~ time. The computer's control signals from bus interface logic 10 has access to MVT 70 through the arbitration circuitry in control logic 170~ This occurs when the computer is 25 reconfiguring MVT 70. The computer loads new knowledge-data about a particular sensor channel used in membership v alue determination of the raw digitized data sample from analog interface 150. Additional signals from bus interface logic 10 also include loading in the channel select bits from datalparameter interface logic 30 into analog interface 150 and sending the 30 sample request signal to 150 to start ~he conversion. Interface 10 also allows ~4 ~ MSC~-21613-1 ~ Patent Application 2~7~99 the sarnple ready signal and the interrupt flag from the instant cell to be received by the computer.
Still referring to FIG. 1, last value detect logic 200 is a programmable combinational logic design used in detecting the last value flag coming from 5 MVT 70. The last value flag is used to terrninate the analog to grade-of-membersllip con~ersion for that channel. ~Then this uniquc data b~tc is detected by 200, an output signal is sent to control logic 170 for sending an interrupt to the computer. This event occurs when the membership value reaches 1.0 for the digitized data sample from analog interface 150. In 10 accordance with the present invention, the design of last value detect logic 200 allows the last value flag to be placed anywhere in the channel's section of memory. Consequently, different numbers of membership values can be assigned based on memory availability. For e~ample, if this flag is placed in the twentieth first address location in a given sensor's channel section of 15 memory in MVT 70~ there will be 20 membership values (increments of .05 up to 1.0) associated with that sensor channel.
The data byte or word programmed into the instant device for detecting the last value flag is one that analog interface 150 will not produce. ~or example, most sensor channels are scaled such that for full-scale the A/D will 20 produce 2~0 PCM counts (FAH). Therefore, the last value flag would be programmed in as 254 (FEH) or 255 (FFH) PCM counts. It is a feature and advantage of the present invention that this ~Yay the l;nowledge-data in MVT
70 does not contain the last value flag causing the conversion to end prematurely.
FIG. 2 depicts how the preferred embodiment of the present invention is implemented in hardware. Referring now to FIGS. 1 and 2, fuzzy cell data/parameter interface logic block 30 consists of raw data storage device36, membership data storage device 34, and fi.lZZ~7 cell parameter latch 32. Businterface logic block 10 which interfaces a computer with the instant cell consists of micro address buffer 19 and related data buffer 18, and micro - ~ - .
: , :. . .,, . . . ~ , , :
:~
.. . .
, ~

MSC-21613-1 f Patent Application 2~7~9~
address decoder 17 and related buffer 6. Membership value/line switcher logic block 50 consists of membership value generator 52 and buffer and address line switcher 54. Analog interface block 150 consists of programrnable gain-select op-arnplifier 152 and analog-to-digital converter 154. Signal conditioned5 sensor data 140 consists of the sensors and signal conditioning circuitry.
~Iembership value confirmaticll/discoilfiIma'ion logic blocl; 120, consists of latch 124 and sample data function confirrnation and disconfirmation logic 122.
Fuzzy cell control logic block 170 consi~ts of cell control logic including learn mode 172, latch 174, control line buffer/switcher 178, and fuzzy cell source 10 clock signals 176.
FIGS. 4 A-B are block diagrams depicting the functional flow of t~e analog-to-membership value conversion mode embodying the presentinvention.
Referring now to FIGS. 2 and 4 A-B, the operation of the analog-to-membership value conversion may be understood by tracing the flow depicted 15 in FIGS. 4 A-B. In particular, the computer loads channel select, gain select, and fimction select parameters into fuzzy cell parameter latch 32. This establishes the gain and selects the multiplex analog signal channel to sample by latchmg them into programmable gain/channel select op-amplifier 152 of analog interface 150, using control signal from 17 of 10 into control line 20 buffer/switcher 178.
In accordance with the present in~ ention, and now referring to FIGS. 2, 3 B and 4 A-B, the function and channel bits from 32 are applied to the upper half address bits (A6, A~, A8, Ag, Alo and A,l) of membership value table 70. Asshown in Tables I-III, depicting a typical memory map of function or 25 membership value in accordance with the present invention, this ascertains locations (memory blocks) in memory where the "knowledge-data" is stored corresponding to the particular channel selected.

. ~ :

--MSC-21613~ Patent Application ~7~9~

TABIE I
~FUNCTION
'l`Y~ICAL MEMOR~ MAP OF
FUNCTION~MEMBERSHIP VALUE TABLE

CHANNEL FUNCTION GRADE-OF-MEM:BE~SHIP CONTENTS
SEI,ECT SELECT (ADDRESS SPACE) CS3 ¦ CS~ ¦ CS, PI(H) ¦ S(H) ¦ Z(H) As ¦ A4 ¦ A3 ¦ A2 ¦ A~ ¦ Ao l l FS3 l FS~ ¦ FSl ~

l l l l l l l l l l l l I
I I I I I I I I I I I I I
l l l l l l l l l l l l O O O O O 1 1 1 1 1 1 1 END FI~G

TABLE II
S-FUNCTION
TYPICAL MEMORY MAP OF
FUNCTION/MEMBERSHIP VALUE TABLE

CEIANNEL FUNCTION GRAl)E-OF-MEMBE~SHIP CONTENTS
SELECT SELECT(ADDRESS SPACE) ¦ CS3 ¦ CS2 ¦ CSl FS3 ¦ FS2 ¦ FSl A5 ¦ A, ~ A3lA2 ¦ Al I ~o l l l l l l l l l l l l l I i I I I I I I i I I I
l l l l l l l l l l l l I I I I I I I I I I I I , I
O O 1 O 1 0 1 1 1 1 1 1 ENI3 ~AG

~ i . ; . ~. , ..

MSC-21613~ Patent ~pplication 2~7~9 TABLE III
PI-FUNCTION
TYPI(~AL MEMORY MAP OF
FUNCTION/MEMBERSHLP VALUE TABLE

CHANNEL FUN CTION GRADE-OF-MEMBERSHIP ( ~ONTENTS
SELECT SELECT (ADDRESS SPACE) CS3 ¦ CS2 ¦ CSl FS3 ¦ ~'S2 ¦ FS~ Ao A5 ¦ A4 ¦ A3 ¦ A2 ¦ A
Grade of Memhership I ~ l l l l l l I
l l l l l l l l l l l l I I I I I I I ~
1 ~l ~l 1 1 1 1 1 0 LDV
tLower) O 1 0 1 0 0 O 1 1 1 1 1 END ~LAG
l l l l l l 1 O O O O O MI'V
l I l l l l (Upper) 1 1 1 1 1 1 1 1 1 1 l 1 _ (Upper) Thus, the PI bit of the fimction select is also applied to control line buffer/switcher 178 to select the appropriate bu~er and function address line switcher 54 which consists of two buf~ers, upper and lower. The upper buffer is for ~ and S-function operationst and the lower bu~er is for PI-function operations. Referring to Tables I and II, for S- arnd Zfimctions, the upper buffer is enabled. This allows ~he address obtained from membership value generator 52 to proceed to the address input of 70 unaltered. On the other hand, for PI functions, as shown in Table III, the lower buffer ~~ MSC-21613-1 ( Patent Application 2078~9~
switches the address lines from A5, A~, A3, A2, A" Ao to ~0, As~ A4, A3, A2, A
into membership value table 70. Since Ao is now the most signific~nt bit, addresses from membership value generator 52 result in switching between the upper and lower portion of the memory block in an alternating fashion 5 wherein the upper memo~y space has the lower membership value threshold and leflc half of the function data, and tlle lo~r memory space llas tlle upper membership valùe threshold and right half of the function data. In addition, the mutually exclusive func~;ion select bits S, Z, and PI, also enablethe appropriate decision circuit in 122.
Referring to FIGS. 2 and 4 A-B, the computer next issues a sample request pulse from buffer 6 of bus interface logic circuit 10 to start the cycleof the reconfigurable fuzzy cell, in accordance with the present invention.
FIG. 11 is a typical tirn~ng diagram which illustrates the chronological relationship between the various signals generated and used by the 15 reconfigurable fuzzy cell. As depicted therein, time tCyCI E represents the time conversion between samples. In the extreme lef~ column therein, this sample request signal, identified as "SMPL_RQT" is clearly seen as starting the cell cycle.
This pulse is then applied to ADC 154 of analog interface circuit 1~0, 20 which converts the analog signal from the selected analog sensor channel 140 into its corresponding binary representation. When this analog-to-digital conversion is complete, tEoC represen~ng the analog-to-digital conversion time in FIG. 11, ADC 154 produces a '`sample-ready" signal, which is identified as "SMPL_RDY." This sample-ready signal latches the 25 raw digitized sample into raw data storage device 3~ of fuzzy cell data/parameter interface logic circuit 30. This, in turn~ activates control line buffer/switcher 178 of fuzzy cell control logic circuit 170 for cell operation, inhibits computer control access to 70, and concomitantly activates cell control logic 172 by enabling latch 174, resulting from the 30 "SMPL_RD~' signal as shown in FIG. 11. As also shown therein, tASV

"

., . : :: ~ .

MSC-21613-1 ~ f Patent Application 2~78~9g represents the address setup time before fi~ction/membership table 70 is enabled.
As shown in FIGS. 2 and 3E, latch 174 has two signals, "cell cycle"
(identified as CELL_CYCI,E in FIG. 11) and "cell active", which are used 5 contemporaneously to enable the appropriate buf~ers and control signals. In accordance ~villl the present inventioll, during the analog-lo-me~ ersllip conversions, the ceil cycle signal disables buf~er and control line access from the computer via 10 to membership value table 70. On the other hand, the cell active signal enables the cell buffers and controls, -to access membership 10 value table 70 during an analog to grade-o~-membership conversion. As will become clear to those skilled in the art, the cell cycle latch signal also enables membership value generator 52 whereby it may be incremented by the cell clocks from 172 which were additionally enabled by the hereinbefore described sample ready signal.
In accordance with the present invention, the digitized sample is compared against the contents of the selected sensor channel's memory block in the membership Yalue table 70, i.e., '~nowledge-data," using comparator 100. The three outputs of comparator 100, corresponding to less than, equal to, or greater than conditions, are commurLicated to sample data 20 function cor~irmation/disconfirmation logic circuit 120. The cell clocks emanating from cell control logic circuit 172 activate latch 124. As will become clear to those skilled in the art, cell control logic circuit 172 controls the sequence of events using fuzzy cell source clock 176 as the system clocks. Latch 124 of membership value confirmation/disconfirmation logic 25 circuit 120 latches the appropriate membership value of the signal representation generated by membership value generator 52 into membership data storage device 34, if the sample was within the particular fùnction selected. This, of course, is determined by 122 of 120. The decision out signal indicates if the sample from 154 is within ~he dom~in of 30 the function. If the sample is within the domain of the function, then the 3~

. . , ., . . ... - . . .-: : .
-; ~ ..

.. . .

... ~ .. ...

` MSC-21613-1 ~ Patent Application 2~7~9~
latch membership signal is generated which, in turn, latches the current address ~ om 52 into 34. On the other hand, if the sample is not ~ithin the domain of the function, then the decision out sigrnal causes an interrupt to the computer indicating that the conversion has terminated.
Similar to FIGS. 4 A-B, FIG. 5 is a block diagram depicting the runctional flol.v of the learn mode embodying tile presellt invention. Now referring to FIGS. 2 and 5, in accordance ~ith the preferred embodiment of the present invention, the cell control operation as hereinbefore described is inhibited in cell control logic block 172. Ihis is accomplished by sending an inhibit signal, i.e., "DIS_(~ELL" (FIG. 3E), from 1? to 172. The computer then sends gain and channel no. select information to progr.q-nmable gain-channel select op-amplifier 152 of analog interface 150. This information is loaded by a computer control signal receivéd from 178. As should be apparent to those skilled in the art, the indicated gain is then set in op-1~ ~mplifier 152 and the indicated channel is selected. The computer then issues a sample request from 6 of 10 which is received by AD~ 154, to start the analog-to-digital conversion. Again, as shown in FIG. 11, it takes tEoC to complete the analog-to-digital conversion. Next, AD(:~ 154 issues a sample ready signal which latches the digitized sample into the raw data storage device 36, and this sample-ready condition is relayed to the cor~puter. The computer then fetches the sample from 36 using control signals from 17 and 6 of bus interface logic block 10. It is clearly seen in FIG. 2 that buffer 6 receives the sample-ready signal and transmits the sample-request signal.
FIG. 6 is a block diagram depicting the functional flow of the mode reconfiguring the cell's membership value table embodying the present invention. Referring now to FIGS. 2 and 6, sirnilar to the learn mode, the reconfiguration mode is initiated by inhibiting ~e control logic operation in cell control logic block 172. The function select and channel no. bits are then transmitted to 32 which, in turn, selects the proper memory section of membership value table 70. The gain bits are "don't care" in this mode.

.

- . : :

.: . . :. - . ' - MSC-21613-1 ( f Patent ~pplication 2~7~ 9 The computer then transmits the lower address to the membership value table via 19 of 10 to address a particular memory location in the selected section. Next, the computer transrnits data from 18 of 10 to 70 at this address location, and then transmits control signals ~om 17 and 6 through 5 178 and on to 70 to write into the memory location. The computer may then read bacl~ this ~-ritten information to ~-~rir~ the n~ ata using tlle same elements from 10.
Referring now to FIGS. 3 A-E there are seen simplified schematic diagrams depicting the circuity corresponding to the hardware components 10 of the preferred embodiment shown in the bloc~s depicted in FIGS. 2.
Thus, the reconfigurable fuzzy cell is shown therein providing conversions of up to 8 channels of signaI-conditioned sensor data. Activation of the cell begins when the first sample request pulse (shown in l?IG. 3C as SMPL-RQT irl analog interface circuit 150) is received from 6 of bus interface logic 1~ 10 thereby commencing conversion of the selected e~ternal input sensor channel from signal conditioned sensor data 140. This signal is applied to the digital control PGMA 1~2. Prior to each such pulse arrival, fuzzy cell parameter latch 32 (in FIG. 3D) is loaded with the selected channel's function select 44, identified as FS1, FS2 and FS3; gain select 46, identified 20 as GN1, GN2 and GN3; and channel select 48, identified as CS1, CS2 and CS3, parameter bits by a central fuzzy controller or processor 170 for ra~r sensor channel data-to-membership value con~ersion. Function select bits 44 and channel select bits 46, which are used to select the proper sensor data channel of PGMA 152, also provide selection of the appropriate 25 memory area of fi~ction/membership value table 70, i.e., of the EEPROM, containing the `'knowledge" or level-set data for that channel. In addition, FS3 enables the appropriate bu~er in 54, depending from whether it is a S-, Z-, or PI-conversion.
As will become clear to those skilled in the art, function select bits 44 30 enable either the Z, S- or PI-compare circuitry of sample data function - ~SC-~1613~ Patent Application 2~7~9 confirmation/disconfirmation logic circuitry 122 to deduce the grade of membership of a select data channel sample. Gain select bits 46 are used to select one of the 8 possible PGMA gains available for correctly scaling the signal-conditioned sensor data 140 before it is applied to ADC 154.
When any one of mutually exclusive function select lines Z(H), S(H) or PI(EI), corresponding to function select bit2 ~ ~, are asserted and the digitized data sample is within the selected membership function for each EEPROM level-set data value, the membership value represented by the output of membership value generator (8-bit counter) 52, for each selected channel EEPROM address value, is latched using membership Iatching signal LTCH_MBR(H) exiting from latch 124 of membership value confirmation/disconfirmation circuit 120. The membership latching signal is generated if the D(~SN_OUT signal is asserted, indicating that the digitized sample from 154 is within the domain of the knowledge-data. When the sample is not def~ned or no longer defiued within the membership function, 122 output a flag indicated by signal FIN_DEC(L), or when the channel function end flag located in 70, indicated by signal LST VLU(L), is detected thereby marking the end of the block for the function of that channel, cell control logic circuitry 170 terminates operation of the cell, leaving the most 20 recent membership value latched for processor retrie~al Cell control logic circuitry 172 then issues interrupt signal INT~UPT(L) to the computer, clears all latches, ~nd becomes inhibited until the next sample request pulse event occurs. Cell element 170 contains synchronizing circuitry to `
synchronize the results of 122 and the A/D conversion completion with the 25 instant cell's system clocks.
In accordance with the present invention, subsequently, the main processor fetches the determined digitized data sample's membership value andlor the digitized raw data sample, latched by ADC 154 sample ready signal ~;MPL_RDY, loads the next new filzzy cell channel parameters, issues , MSC-21613-1 ~ Patent Application 207~9~
the sample request signal SMP~RQT signal again to ADC 154, and begins the process again.
Depending upon which function is selected, the buffer & function address line switch 54 of the membership value/line switcher logic circuitry 5 50 either allows incrementing the address of the EEPROM sequentially for Z- and S- ~nctions, i.c., PI(X) f~nction bit not asserted, or in an altcrnaling manner from lower to upper for PI-functions, i.e., PI(H) function bit asserted, accomplished by relating the Ao address line to the A5 address line of the EEP:E~OM. The address line 5 into 70 are therefore switched fiom A5, 10 A4, A3, A2, A~ to A~" A~, A4, A3, A2, Al, allowing the Ao bit to alternately switch from lower to upper memory address space of the selected channel's memory block in membership value table 70. It vrill be seen that the upper memory space, i.e., Ao=l, has the lower membership value threshold and the upper half knowledge-data of the function, and the lower memory space, i.e., 15 Ao=0~ has the upper membership value threshold and the lower half knowledge-data of the function. Thresholds for all three functions are used for first assessing whether the digitized sensor sample is within the domain of the function.
Thus, referring again to Tables I-III, there may be seen the manner 20 in which the grade-of-membership address space, represented by Ao to A5, cooperates with channel select and function select parameters, under the present invention. First referring to Table I, there is seen channel select bits CS1, CS2 and CS3, with each containing the value 0. These settings, of course, indicate that channel 0 has been selected. There is also seen 25 ~unction select bits FS1, FS2 and FS3, with FS1 containing the ~alue 1 and FS2 and FS3 each cont~ining the value 0. Since FS1 corresponds to the Z
~unction, the value 1 contained therein selects the level-set data (knowledge-data~ therefor. Accordingly, the lower address space depicted by the first row corTesponds to the membership threshold value for the Zfimction.

,,; . ,, - ;
", . .- : ... . .. .
, - . ~ ..
, ;.. : . :

MSC-21613-1 ~ f Patent Applicatioll 2~7~4~9 Similarly, the upper address space depicted by the last row corresponds to the end flag.
Similarly, Table II shows channel select bits CS1, CS2 and CS3) with CS1 containing the value 1 and CS2 and CS3 each containing the va~ue 0.
These settings indicate that channel 1 has been selected. There is also seen function select bits FS1, FS'~ and FS~ .ith FS" containinV thc ;~luc 1 and FS1 and FS3 each containing the value 0. Since FS2 corresponds to the S-function, the value 1 contained therein selects the level-set data (l;nowledge-data) therefor. Accordingly, the lower address space depicted by the first 10 row corresponds to the membership threshold value for the S-function.
S~milarly~ the upper address space depicted by the last row corresponds to the end flag.
Table III shows channel select bits CS1, CS2 and CS3, with CS2 containing the value 1 and CS1 and CS3 each containing the value 0.
15 These settings indicate that channel 2 has been selected. There is also seen function select bits FS1, FS2 and FS3, with FS3 containing the value 1 and FS2 and FS3 each containing the value 0. Since FS3 corresponds to the PI-furiction, the value 1 contained therein selects the level-set data (knowledge-data) therefor. Accordingly, the first address of the lower address space 20 depicted by the first row with Ao=0~ A~=0, A4=0, A3=0, A2=~ and Al=O, corresponds to the upper mem~ership threshold value (Ml~) for the PI-function. The address space depicted by the second row with Ao .0, A6=1, A4=1, A3=1, A2=l, and Al=0, corresponds to the last data value (LDV) for the left half of the PI-fimction. The address space depicted by the third row 25 with Ao=OJ As=l, A4=1, A3=1, A2=l, and Al-l, corresponds to the end flag which is detected by 200 to terminate the conversion. The first address of the upper address space depicted by the fourth row with Ao=l, As=O, A4=0, A3=0, A2=0, and Al=0, corresponds to the lower membership threshold value for the PI-function. Similarly, the address space depicted by the last row ; . . - .

., . . - ~

- MSC-21613-1 f ~ Patent Application 2~7~99 with Ao=1, A5=1, A4=1, A3_1, A2=1, and Al=0, corresponds to the last data value for the right half of the PI-function.
Still referring to the PI function in Table III, it should be apparent to those skilled in the art that A~ is used to alternately switch between the 5 upper and lower half of the address space within the chc-mnel's section of memor~ in 70. To maint~in s~nmetrv, 3~ upper and 31 lower address spaces are used for determining membership values. The 63rd address space is used for the end flag. In the actual circuit, of course, Ao alternates between values 1 and 0 each time the membership value generator 52 is 10 incremented.
As should be clear to those skilled in the art, the incremental alternating address for PI-functions allows switching between lower and upper half of the address space containing the corresponding upper and lower abscissa parameters of the function to allow one membership value 15 per pair, lower and upper, of level-set data values. It should also be clear to those skilled in the art that the computer simply performs a single shift right of the contents of 34 to arrive at the membership function for the data sample. This, of course, is only for P~-functions. Hence, for PI-fimc~ions only and to maintain symmetry, there should preferably be N odd address 20 locations in a par~cular block of the EEPROM, where the total address space would be divided between the upper and lower allowable parameters stored with the remaining or last address being used for the end flag.
~ eferring to the circuitry shown in FIGS. 3A-E, there are 31 each of upper and lower parameters and an end flag at the last or 63rd address.
25 The first 2 values in 70, upper and lower, establish the membership value threshold of the PI-fimction. If the sample is not within these two values, the conversion is terminated. Otherwise, comparator 100 continues comparing the digitized sample from 154 using function table level-set data values from 70 until the membership value is ascer~ained or the end flag 30 signal LST_VLU(L) is detected.

.. ~ . - . .

MSC-21613-1 f f Patent ~pplication ~7~
For ~ and S-membership functions, the first EEPROM value fetched is the membership value threshold which establishes initial confirmatiorL/disconfirmation of the data sample which the instant reconfigurable fuzzy cell is assessing. Afterwards, the lower address of the 5 EEPROM is incremented sequentially until the sensor data sample's membership -~lue is asccrtained or the cnd of the ch~nncl's function tablc memory block is reached.
In accordance .' ith the present invention~ for all 3 membership functions, the last value residing in the appropriate memory space is the 10 end flag for terminating the conversion, i.e., membership value of data sample is 1Ø For Z and S-functions, this termination occurs at the N=64 address space, i.e., at the bottom of memory space. For PI-functions, the end flag resides at N-l or at the N=63 address space to maintain sy~metry.
It is a feature of the present invention that this approach for delimiting the 15 level-set data for a given channel allows the flexibility of changing the number of membership values represented by the 8-bit counter embodying membership value generator 52 without impacting the hardware.
The central processor reconfigures fimction/membership value table 70 by first issuing a cell reset command signal (~_OFF at micro address 20 buffer 19 and transrnitting it to cell control logic block 172 of cell control logic circuitry 170. As should be evident to those skilled in the art, this insures that the cell is disabled and that the interface buffers are enabled to the cell for processor access. With the sample request SMPL_RQT signal off ~controlled by the central processor), the function and channel select bits are 25 used for selecting the appropriate memory region of the EEPROM, and using the lower 6 address bits, load the new level-set data that constitutes the membership function for the channel selected. It should be clearly understood that although the interface sho~ in the schematic in FIGS. 3 A-E incorporates a 8-bit synchronous prooessor, simple circuit modifications 30 would permit 16- or 32-bit asynchronous processors to be used.

- - . . - ; ~ . : . .

MSC-21613~ Patent Application 207~
For any function selected the data contained in the EEPE~OM
represents the knowledge response/output of sensor data in a digital form of the process/mechanistic system being monitored. For each data value in 70, a membership value is assigned which is represerlted by the address 5 generated, i.e., the ordinate of the membership function, by membership val~e generator 52. For PI-functions, a membership ~lue is ~ssigned to each X(N) lower and X(N) upper pair of values. For S- and Z-functions, only one membership value is assigned to each data value in 70. For example, the Z-function could have digital value 80 hex as address 00 hex located in 10 membership value table 70. Therefore, if the digitized value obtained from the reconfigurable fuzzy cell's ADC 154 is deterInined in comparator 100 to be less than or equal to this value, its initial membership value would be 0.
Consequently, the membership value generator 52 would be incremented and the next compare performed in comparator 100. This sequence continues until one of the hereinbefore described two conditions for cell cycle `
membership value conversion termination occurs: either the sensor data sample's membership value is determined or the end of the channel's function table memory region is reached.
It should be clear to those skilled in the art that the values stored in 20 membership value table 70 represent the ma~imum value an analog-to^
digital converter would output due to quantization and other system error.
For example, if 80 hex were known to the membership value threshold of the measured process, then a 1 pcm count should preferably be added yielding 81 hex as the value to store at address 00 hex for that 25 channeVfimction selected.
In accordance with the present invention, $he design of the last value detect logic 200 permits the flexibility of reprogramming the end flag LST_VLU(L). This is accomplished by preferably using erasable programmable logic array devices (EPLA) as shown in FIGS. 3 A and E.
30 Hence, if the number of membership values requirement changes7 the -.
- .
- ; , . ~ .;., . . ~ . : .

- MSC-21613-1 f ~ ~atent Application 2f~7~
erasable programmable logic array (EPLA) may easily be reprogrammed or even replaced vrith another EPLA. By situating the EPLA where it monitors the EEPROM output, the end flag can, in turn, be situated anywhere in a particular channel function memory region. Hence, for the 5 circuit depicted in FIGS. 3 A-E, the Z and S-functions have a max memory region of 64 ~ddr~ss. It should be noted, ho~ever, that the end flag could be situated at the 32 address location, or any other address within that region to accommodate N membership values for a given channeVfunction combination. As should be evident to those skilled in the art, the end flag 10 should be a value not ordinarily digitized sensor data. As should be evident from FIGS. 3A and E, the circuit has the capability to e~tend the num~er of membership values to 2~6 for S- and Zfunctions, and to 127 for PI-functions.
As hereinbefore described, a learn mode is available under the 15 present invention. Still referring to ~IGS. 3 A and E, the disable-cell DIS_CELL, clear-inhibit (~LR_INHBT(L), and cell-inhibit CELL_INHBT(L) signals can be invoked in block 172 of cell control logic circuit 170 to permit only data acquisition of digitized sensor data using the sample request SMPL_RQT signal from 6, rnicro address decode 17, raw data storage 36, 20 control signals from 178, and the gain and channel select bit from 32. Upon completion of the conversion process, the sample ready SMPL_RDY signal is sent to central fuzzy controller via 6 to read from the raw data storage device 36. This mode allows the digital raw data acquired from the selected sensor channel to be used in a learning/fuzzy algorithm located in the 25 computer to deterrnine membership values. When the learninglmembership value determination has been completed for a particular channel, i.e., level-set data of the function, the fuzzy controller dumps the data into EEPROM
in the address order that the data address is to represent the membership value of sensor data samples. That is, for Z, ~functions, the first value if 30 the members~ip value threshold; for PI-functions, the first two Yalues, . . ~

. . ~. . ` ~ .

~S~-21613-1 ~ Patent Application 2 ~7 ~ A~
stored in alternating A0 bit, are the membership value thresholds, i.e., the upper and lower thresholds) respectively. Subsequent values are loaded until the final value is the end flag for the current memory region.
Referring again to FIG. 11, there may be seen the chronological 5 relationship between the various signals generated and used by the reconfig~lrable fuzzy cell, based upon t~pic<~l timings therefor. As depicted therein, time tCyCLE represents the time conversion between samples; tE~,C
represents the analog-to-digital conversion time; tASU represents the address setup time before function/membership table 70 is enabled; tLTH represents 10 the address-to-membership latch time; tlpT represents the maximum interrupt processing time before the next sample; tLEo represents the time that membership latch to function/membership table is disabled; and IPD
represents the interrupt pulse duration. Thus, there is shown the duration of the sample request SMPL_l~QT and sample ready SMPI,_RDY signals in 15 tEoC. It is seen that interrupt pulse, identiEied as "INTRUPT," has duration IPD which is cause either by the membership value being deiermined or by end-flag detection. Address OOH is shown containing the first compare value. For Z and S-fi~nctions this corresponds to the membership threshold value. For PI-function, this corresponds to the upper threshold value; the 20 lower threshold value is contcuned in the second address, namely, 01H, which is generated by the first membership value generator clock pulse MBR_CLK if the data sample 154 was less than or equal to the upper threshold value.
FIGS. 7, 8 and 9 show how the preferred embodiment of the present 25 invention represent Z, S-, and PI-functions, respectively. Specifically referring to FIG. 7, there is seen temperature measurement data collected on channel 0. The raw temperature data measured in F and the scaled hex value equivalent or knowledge-data are sho~ on the horizontal axis. For example, 0F is equivalent to 00 hex, 20F is equivalent to 30 hex, 90F is 30 equivalent t4 B0 hex, and 1~QF is equivalent t4 FA hex. The vertical axis MSC-21613-1 ~ ~ Patent Application 2~7~499 shows the rnembership value in the conventional 0.0 to 1.0 range and the hex address representation thereof generated by membership value generator 52 in accordance with the present invention. In this example, the membership function shown in FIG. 7 represents the ft~zy set "somewhat 5 cold" for channel 0.
The memory map in membership vahle t~ble 70 is depicted in Table IV. Addresses All, A~o and A9 contain the information stored in channel select bits, CS1, CS2, and CS3. Addresses As~ A, and As contain the inforrnation stored in function select bits, FS1 (Z-function), FS2 (S-function),10 and FS3 (PI-function). Since this e~ample relates to the Zfunction for channel 0, the values stored in memory are A,l=O, Alo=O, and Ag=O; A8=O, A7=0, and A6=l. As hereinbefore described in detail, these values are obtained from cell parameter latch 32. The grade-of-membership representation in increments of 0.1 are shown with the hex value thereof, as 15 obtained from membership value generator 52.
To illustrate the application of the fi~zy level-set inforrnation depicted in Table IV, suppose that channel O when sarnpled and digitized has a value of 68 hex.

' ': .;

- I!ISC-21613-1 f Patent ~pplication 2~7~99 TABLE IV
Z-FUNCTION
MEMORY MAP

CHANNEL FUNCIfONGRADE-OF-MEMBERSHIP CONTENTS
SELECT SELECTREPRESENTATION

. _ SHIP _ _ Al, Alo Ag A8 l A~ A6 As A~ A3 A2 Al Ao_ _ _ _ _ O O O O O 1 O O O O O O O(M~mbersh'p Value _ _ ~hreshold) FAH
O O O O O 1 .1 O O O O O 1FOH

O O O O O 1 .3 O O O 1 1 OCOH
_ _ O O O O O 1 .5 O O O 1 O 190H
_ _ _ O O O O- O 1 .6 O O O 1 1 O70H
_ _ _ . .. __ O O O O O 1 .7 O O O 1 1 150H
. _ _ O O O O O 1 .8 O O 1 O O O30H
_ _ _ _ O O O O O 1 1.0 O O 1 O 1 OOOH
O O O O O 1 O O 1 O 1 1(End Fla~) FEH

~2 .

- -. - , - ' , ' . . ` ~ ~ :,, ' -MSC-21613-1 ~ ~ Patent ~pplication 2~7~9~
Table ~ shows the processing which would occur in accordance with the present invention.

TABLE V
Z-FUNCTION
CHANNEL 0 WITH DIGITIZED VALUE OF 6~H

MEMBEE~SHIP VALUE ~h~VT CO~PARISON
GENERATOR OUTPUT OUTPUT(CONFIRM/
CONTENTSD ISCONF`IRM) _-- A, -- A, _ O O O O O O latched FAH 68~<FAH yes O O O O 1 latched FOH 68HsFOH yes O O O O 1 O latched EOH 68H<EOH yes O O O O 1 1 latched COH 68H~COH yes O O O 1 O O latched BOH 68H~BOH yes O O O 1 O 1 latched 90H 68~90H yes O O O 1 1 O latched 70H 68H~70H yes O O O 1 1 1 not 50H 68Hs50H no . __ = ]atched In particular, shown therein are the Yalues of the membership value generator output, membership value table (M~71) output, and the comparison based upon confirmation/disconfirmation logic. Thus, as depicted in the extrerne right column~ each ~VT output value is compared 5 against the particular threshold value until either a "no" result to the less-than-or-equal-logical condition or the end flag is reached. In this example, the membership value obtained is "000110" corresponding to 70 hex, ir turn, corresponding to a grade-of-membership of appro~imately 0.6.
Therefore, the temperature meassurement has a degree of membership of .6 10 in the filzzy set "somewhat cold."

MSC-21613~ Patent Application - 2~7~

Now specifically referring to ~IG. 8, there is seen pressure measurement data collected on channel 6. The raw pressure data measured in psia and the scaled hex value equivalent or knowledge-data are shown on the horizontal axis. For example, 3 psia is equivalent to 05 hex, 9 psia is 5 equivalent to 30 hex, 20 psia is equivalent to A0 hex, and 34 psia is equivalent to FA he~. The vertical a~iC sho-~ the membership value in the conventional 0.0 to 10 range and the he~ address representation thereof generated by membership value generator 52 in accordance with the present invention. In this example, the membership fimction shown in FIG. 8 10 represents the fuzzy set "slightly low pressure' for channel 6.
The memory map in membership value table 70 is depicted in Table VI. Addresses A~, Alo and Ag contain the information stored in channel select bits, CS1, CS2, and CS3. Addresses A8, A7 and A6 contain the information stored in function select bits, FS1 (~function), :I?S2 (S-function),15 and FS3 (PI-function). Since tl3is e2ample relates to the S-fimction for channel 6, the values stored in memory are ~1=l, Alo=1, ar~d Ag=O; A8-0, A7=1, and A6=0. As hereinbefore described in detail, these values are obtained from cell parameter latch 32. The grade-of-membership representation in increments of 0.1 are shouTn with the he~ value thereof, as 20 obtained from membership value generator 52.
To illustrate the application of the fuzzy level-set information depicted in Table VI, suppose that channel 6 ~vhen sampled and digitized has a value of 36 he~c.

- , , . ~

MSC-21613-1 f ~ Pat~nt Applica~on ~ ~ 7~

TA:BIE VI
S-FUNCTION
~MORY MAP
I
CI-I~N~TELFl,~TCTIONC-l"~DE-"F-MEMBERSHIP CONTENTS
SELECT SELECTREPRESENTATION

CSl CS2 CS3 PI S Z MEMBERSHIP ¦ 9DD RES!
A~, Alo Ag AaA7 A6 ¦.~ A~ A3 A2 Al Ao ¦¦
1 1 () O 1 O O ¦ O O O O O O (Membership Value 1 1 0 O 1 0 1 ! 0 0 0 0 1 15H
1 1 0 O 1 0 ~ ¦ 0 0 O 0 1 0 30H
I _ 1 1 o o 1 o .3 o o o o 1 1 43 I _ _ _ _ _ _ - i ¦~ 1 o o 1 O 4 o o O 1 O O 60H
1 1 o 0 1 0 .5 0 0 o 1 0 1 75H ¦
I _ _ ¦~ 1 o 0 1 0 6 O O O 1 1 O 90H
L~ 1 O 0 1 0 7 O O O 1 1 1 AOH

1~ 1 o o 1 o 9 o o 1 o o 1 E0E~
L~ 1 o 0 1 0 1.0 O O 1 O 1 O FAH
1~ 1 O O 1 O ¦ o O 1 O 1 1 (End Fllg) FEH

-: : - : `, . . ~,; ., :

~: :: . : , -:. ~
~ . ~
- MSC-21613-1 ~ ~ Patent Application 2 ~ 9 ~
Table VII shows the processing which would occur in accordance with the present invention.

TABL~
S-FUNCTION
CHANNEL 6 WITH DIGIT~ZED VALUE OF 36H
..
MEMBERSHIP VALUE GENERATOR MVT COl~IPARISON
OUTPUI ~CONFIRM/
CONTEl~PISDISCONFIRM) As --A3 A2 Al Ao _ _ _ _ . . .
O O O O O O latched 05H 36H~05H yes 0 0 0 0 0 1 latched 15H 36H215H yes 0 0 0 0 1 0 latched 30H 36H230H yes O O O O 1 1 not 43H 36H243H no latched _ . ... ...

_ _ 0 0 0 1 0 1 ?5H
.

_ .... _ .

_ O O 1 O O O .
_ _ _ __ _ _ I
In particular, shown therein are the values of the membership value generator output, membership value table output, and the comparison based upon confirmation/disconfirmation logic. I~hus, as depicted in the egtreme right column, each MVT output value is compared against the particular 5 threshold value until either a "no" result to the greater-than-or-equal logical condition or the end flag is reached. In this e~ample, the membership value obtained is "000010" corresponding to 30 he~, in turn, corresponding to a grade-of-membership of appro~mately 0.2. Therefore, the pressure -~ . . : .

MSG21613~ Patent Application 2~7~
measurement has a degree of membership of 0.2 in the ~uzzy set "slightly low pressure."
Now specifically referring to FIG. 9, there is seen target measurement data, conforming to the characteristics depicted in FIG. 10, 5 tracked on channel 4. The raw target data measured in voltage and pcm counts and the scaled he~ alue equi-ralent or .~nowledge-data are shown on the horizontal axis. For example, .24 volts and 12 pcm are each equivalent to OC he~; 2.6 volts and 132 pcm are each equivalent to 84 hex; and 5.2 volts and 252 pcm are each is equivalent to FC hex. The vertical axis shows 10 the membership value in the conventional 0.0 to 1.0 range and the hex address representation thereof generated by membership value generator 52 in accordance with the present invention. In this example, the membership function shown in FIG. 9 represents the fuzzy set "reasonably on target."
The memory map in membership value table 70 is depicted in Table 15 VIII. Since this example relates to the PI-function for channel 4, the values stored in memory are A,l=l, Alo=O, and Ag=O; A8-1, A7=0, and A6=0. ~s hereinbefore described in detail, these values are obtained from cell parameter latch 32. The grade-of-membership representation in increments of 0.1 are shown with the he~ value thereof, as obtained from membership 20 value generator ~2. As hereinbefore described in detail, the first series of rows v~th membership value from 0 to 1.0 correspond to lower address space containing the upper limit membership value thresholds and knowledge-data for the right half of the curve, with the end flag being the last byte. The second series of rows with membership value from 0 to 1.û
25 correspond to upper address space containing the lower limit membership value thresholds and knowledge-data for the left half of the curve.
For PI-function operations, the Mwnction select PI bit enables the lower buf~er which switches the membership value generator address lines into the lower address space of the membership value table 70 from A~, A4, 30 A3, A2, A" Ao to Ao9 A~, A4, A3, A2, A" allowing the Ao bit to alterna~ely -. , - MSC-21613-1 ~ ~ Patent Application 2078~9 switch from lower to upper memo~y address space for each clock pulse MBR_CLK applied to 52. Therefore, when the reconfigurable cell is active~
in accordance with the present invention, and the membership value generator (with Ao alternating) is being incremented, the membership value table has the configuration shown in Table VIr[.

- . .

MSC-21613~ Patent Application 2~78~9 T~BLE VIII
PI-FI~NCTION
. ._ _ MEMBERSHIP VALUE OUTPUT ADDRESS MEMBERSHIP MEMBERS~
GENERATORFROM S~YITCHER TO VALUE VALUE
TABLE OUTPUT
_ __ . . Il As A~ A3 A2 A, Ao Ao As A~l A3 A2 Al _ 11 O O O O O O O O O O O O FCH . . ¦¦

_ _ _ il O O O O 1 O O O O O O 1 FAH 1 ¦¦
O O O O 1 1 1 O O O O 1 OCH 1 ¦¦
O O O 1 O O O O O O 1 O FOH 2 -~

O O O 1 1 O O O O O 1 1 E4H ~ 3 __ O O O 1 1 1 1 O O O 1 1 ~4H 3 . _ O O 1 O O O O O O 1 O O D8H .4 l _ .... _ __ _ I

O O 1 O 1 O O O O 1 O 1 CCH _ .5 O O 1 1 1 O O O O 1 1 1 B4H .7 _ __ ___ ...... .. ____ O O 1 l 1 1 1 O O 1 1 1 53H .7 _ _ _ _ __ O 1 O O O O O O:1 O O O A8H 8 O 1 O O O 1 1 O 1 O O O 60H 8 _ _ O 1 O O 1 O O _ 1 O O 1 9CH 9 ._ O 1 O O 1 1 1 O 1 O O 1 6CH .9 _ _ .....
O 1 O 1 O O O O 1 O 1 O 90H 1.0 O 1 O 1 O 1 1 O 1 O 1 O ?8H 1.0 O 1 O 1 1 O O _ 1 O 1 1 FEH END FLAG

- - . . ` , ~ .

-~ MSG21613-1 ~ ~ Patent Applicatio To illustrate the application of the fuzzy level-set information depicted in Table lX, suppose that channel 4 when sampled and digitized has a value of 4.2 volts or CD hex.

.. ~0 ,. , ,. - ".

.~ - . .. ... . :. : .... .,, . . ., ~.

~ MSC-21613-1 ( ~ Patent Application 2~7~9.9 TABLE IX
PI-FUNCTION
M~MORY MAP

I CHANNELFUNCTION MEMBER- GRADE-OF-MEMBERSHIP CONTENTS l ISELECT SELECT SHIPREPRE~ENT.4.TION I
VALUE
Alo Ag Aa A7 A6 __ A~ A3 A2 Al Ao 1 0 0 1 0 0 0 0 0 0 0 0 0 FCH (Upper ~ _ _ Threshold L~ 0 0 1 0 0 .1 O O O O O 1 FAH

¦~ 1 3 O O O O 1 1 E4H
L~ 0 0 1 0 0 4 O O O 1 O O D8H
¦ 1 0 0 1 0 0 .5 0 0 0 1 0 1 CCH
I _ _ _ _ .
1 1 0 0 1 0 0 .6 0 0 0 1 1 0 COH
I_ _ _ 1 0 0 1 0 0 1.0 0 0 1 0 1 0 90H
_ _ _ 1 O O 1 O O O O 1 O 1 1 FEH (END FLAC) 1 0 0 1 0 0 0 1 0 0 0 0 0 00H (Lo~er _ _ Thr~hold 1 O O 1 O O .1 1 O o O O 1 OC
_ ~ _ 1 0 0 1 0 0 .2 1 0 0 0 1 0 18H
_ _ _ _ 1 0 0 1 0 0 .3 1 0 0 0 1 1 24H
_ . .

1 0 0 1 0 0 .5 1 0 0 1 0 1 3CH
_ _ _ _ 1 O O 1 O O 6 1 S) O 1 1 O 48H

1 0 0 1 0 Q 8 1_ 0 1 0 0 0 60H
1 O O 1 O O .9 1 O 1 O O 1 6CE~
.
1 0 0 1 0 0 1.0 1 0 1 0 1 0 78H
_ ~ _ _ _ _ _ .
~1 - - .- ~ .:
. . . - ~ . ~ .- -MSC-21613 1 f ~ PatentApplication 2~ 7~ 9 Table X shows the processin~ which would occur in accordance with the present invention.
TABLE X
PI FUNCTION
CHANNEL 4 WITH DIGITIZED VALUE OF 4.2 VOLTS OR CDH

MEMBERSHIP VALUE MEMBERSHIP CO~IPARISON
GENERATOR VALI)E
TABLEOUTPUT
A~ A~ A~ A2 Al _ latched FCHe~ upper CDH~FCH yes threshold _ _ O O O O O O latched 00H lower CD~>0OH yes _ _ threshold O O O O O 1 latched FAH upper CDH~FAH yes threshold l _ _ I
O O O O 1 O latched OCH lower CDH20CH yes ¦
_ threshold O O O O 1 1 latched FOH upper CDH~FOH yes _ _ _ threshold .
O O O 1 O O latched 18H lower CDH~18H yes threshold 0 0 0 1 O 1 latched E4H upper CDH'E4H yes threshold O O O 1 1 O latched 24H lower CDH224H yes _ threshold 0 0 0 1 1 1 latched D8H upper CDH~8H yes threshold n . .. ___ O O 1 O O O latched 30H lower CDH230H yes . _ _ ~ threshold O O 1 O O 1 not CCH upper CDH>CCH no latched threshold . = = _ . .
In particular, shown there n are the ~alues of the membership value generator output, membership value table output, and the comparison based upon confirmationldisconfirmation logic. Thus, as depicted in the exf;reme right column, each ~VT outp~ value is compared ag~st t~e particular --,, - , ~ ~ , .
. . . ....

MSC-21613-1 ~ ~ Patent Application 2~7$~
pair of upper and lower threshold values, in turn, until either a "no" result alternately to the less-than-or-equal or the greater-than-or-equal logical condition or the end nag is reached. In this example, the membership value obtained is "001001" corresponding to CC hex, in turn, corresponding to a 5 grade-omembership of approximately 0.4. Therefore, the target measurement h~s a (legree of membership of 0.4 in the fiu%%v set "reasonably on target."
It should be clearly understood that there are other variations and alternative embodiments of the present invention v~ithout deviating from 10 the concept thereof. It is an advantage and feature of the` present inventionthat a highly flexible reconfigurable electronic circuit that allows high throughput raw data to grade of membership conversions is provided. As an example, the signal conditioned, multiplex sensor input and the analog-to-digital converter could be replaced with a discrete input port or ports that 15 would at timed intervals provide digital words representing other mechanistic inputs such as speech, spectral features, e.g., energy, firequency, or t~ne duration in a certain spectrum of a spoken word such as in speech recognition. As another example, based on the present invention's fle~bility, an additional dedicated state machine concomitantly with a 20 digital-to-analog converter to provide a simplified cell controller for monitor and control of a given process. Thus, parameters such as pressure and acceleration or motion in robotics would each be sampled and converted into their binary representation, and then into their membership values. For a two-input data configuration, as an illustration, both membership values 25 would be applied to a table-driven ma~/min state machine that would determine the fuzzy value result. This value would, in turn, be fed to a membershi~to-binary value translator containing the knowledge of the system which would be fed to the digital-to-analog converter's input. The output of the digital-to-analog converter would be ~orrection voltage for 30 controlling physical systems, e.g., motor speed of water inlet or pressure valve.

- . . - ~ . -MSC-21613-1 ~ ~ Patent Application 2 ~
The cell design within the concept of the present invention could also be used for logging membership values of a given channel over a period of time before an interrupt is issued to the central fuzzy controller or processor. This, of course, would allow blocks of membership values to be 5 acquired for each channel before any processing, i.e. fuzzy mathematics, is perforrned.
With the aid of an additional EEPROM complex funetions can be realized allowing unlimited capability in accommodating virtually any function. The output address of the membership value generator would 10 select EEPROM No. 1 containing the data of the fuzzy level-set value and EEPROM No. 2 containing the associated membership values. For each knowledge-data value in EEPROM No. 1, EEPROM NO. 2 outputs the associated membership value. If the raw digital samples are within the level-set of the membership fimction, the membership ~alue from EEPROM
15 No. 2 is then latched.
The present invention~s capability of converting raw data, either analog or discrete, into its grade-of-membership solely ~n hardware allows for a high throughput real time fuzzy system as heretofore unknown in the prior art, which has been based upon soPcware implementations of 20 conversion schemes. Furthermore, the fle~ibility of the hard~Yare allows ease of membership function changes as new requirements occur, avoiding costly hardware changeover and down times. The present invention's ability to handle multi-input sensor data makes its use attractive in embedded real time fuzzy systems where different mechanistic inputs f~om 2~ a single physical system are to be treated mathematically by a filzzy controller. In addition, the modular de~ign allows a building block approach to more sophisticated fnzzy system applications.
It is an important advantage of the present invention that the data of the level-sets which make up the :~, S- and PI-fimctions, or combinations 30 thereof, can be readily reprogrammed with the hardware remaining in situ an~ on-line. The flexible design inherent in the present invention is based ~4 . - -. .~

- . : -...... ~. . .. :

- MSC-21613-1 f ~ Patent Application 2~7~99 on-line system reconigurability: the internal firmware that controls the reconfigurable cells f mction selection and channel selection in multi-input data systems and its select channel membership functions reprogramming capability. Also, the cell's modular design enables multiple fi~zzy cells to be 5 integrated together as membership coprocessors in a distributive fuzzy system. The cell's de~icrn allows dif~erent di~ital interface options since its design is not dependent on any particular interface.
Moreover, the hardware comprising the present invention can be reconfigured for learning only where digitized raw data from a select 10 channel is acquired from a process running and upon determination of the level-set data comprising the membership function for that channel by a central fuzzy controller/processor, the par~icular channels memory block of the EEPROM can be reconfigured. It is another advantage of the present invention that since the circ ~it components are off-the-shelf, it is possible to 1~ implement a version thereof using application-specific integrated circuits toarrive at a comparable one-chip fuzzy cell solution in embedded applications such as embedding a single channel version of the instant cell into a sensor.
Other variations and modifications will~ of course, become apparent from a consideration of the features hereinbefore described and depicted.
20 Accordingly, it should be clearly understood that the present invention is not intended to be limited by the particular features hereinbefore described and depicted in the accompanying drawings, but that the concept of the present invention is to be measured by the scope of the claims herein.

. . . ~ - : . :
. . . - ~ - ~ . - - .

Claims (15)

1.In a computer system, an in situ reconfigurable fuzzy cell for converting raw analog sensor data into grade-of-membership fuzzy sets based upon comparison with a Z-, S-, or PI-function level-set, or a hybrid thereof, said reconfigurable fuzzy cell comprising:
nonvolatile memory means for storing bits of membership and parametric information in a plurality of address spaces;
control circuit means for controlling and coordinating the operation of said reconfigurable fuzzy cell by generating control signals and using parametric signals;
data/parameter interface means for storing and transmitting said parametric signals;
analog interface circuit means responsive to said control signals and containing a plurality of sensor channels, for receiving and converting said analog sensor data into digital representation responsive to said parametric signals;
membership value circuit means responsive to said control signals, for determining the degree of membership of said digital representation of said sensor data in said level-set selected based upon said parametric signals;
and bus interface circuit means also responsive to said control signals, for transmitting said parametric information to said data/parameter interface means and transmitting said grade-of-membership fuzzy sets and said digital representation of said sensor data to said computer system.

2.The reconfigurable fuzzy cell described in claim 1, wherein said membership value circuit means includes membership table means contained in said nonvolatile memory means and storing level-set data for each said function.

MSC-21613-1 Patent Application

3.The reconfigurable fuzzy cell described in claim 2, wherein said membership value circuit means includes line switcher means to select the appropriate of said plurality of address spaces in said nonvolatile memory means containing said level-set data for comparison with said digital representation of said sensor data.

4.The reconfigurable fuzzy cell described in claim 3, wherein said membership value circuit means further includes comparator means to deduce grade-of-membership.

5.The reconfigurable fuzzy cell described in claim 4, wherein said membership value circuit means further includes membership value generating means for retrieving said level-set data based upon said address spaces selected by said line switcher means, for comparison with said digital representation of said sensor data in said comparator means.

6.The reconfigurable fuzzy cell described in claim 5, wherein said membership value circuit means further includes confirmation/disconfirmation means for evaluating output of said comparator means and feeding back the result thereof to said membership value circuit means.

7.The reconfigurable fuzzy cell described in claim 5, wherein said membership value circuit means further includes last value detect means for detecting when said address spaces containing said selected level-set data have reached a last value condition.

8.The reconfigurable fuzzy cell described in claim 1, wherein said data/parameter interface means includes gain, function and channel selection parameters.

MSC-21613-1 Patent Application

9.The reconfigurable fuzzy cell described in claim 1, wherein said data/parameter interface means includes raw digital sensor data storage means and level-set membership data storage means.

10.The reconfigurable fuzzy cell described in claim 1, wherein said analog interface means includes a programmable gain operational amplifier means for scaling said sensor data based upon said parametric signals.

11.The reconfigurable fuzzy cell described in claim 1, wherein said analog interface circuit means responsive to said control signals by said computer system receives said digital representation of said sensor data.

12.The reconfigurable fuzzy cell described in claim 1, wherein said level-set data stored in said membership table means is reconfigurable in situ.

13.In a computer system, an in situ reconfigurable fuzzy cell for converting raw analog sensor data into grade-of-membership fuzzy sets based upon comparison with a Z-, S-, or PI-function level-set, or a hybrid thereof, said reconfigurable fuzzy cell comprising:
nonvolatile memory means for storing bits of membership and parametric information in a plurality of address spaces;
control circuit means for controlling and coordinating the operation of said reconfigurable fuzzy cell by generating control signals and using parametric signals;
data/parameter interface means including gain, function and channel selection parameters for storing and transmitting said parametric signals, and further including raw digital sensor data storage means and level-set membership data storage means;
analog interface circuit means responsive to said control signals and containing a plurality of sensor channels, for receiving and converting said MSC-21613-1 Patent Application analog sensor data into digital representation responsive to said parametric signals;
said analog interface circuit means including a programmable gain operational amplifier means for scaling said sensor data based upon said parametric signals;
membership value circuit means responsive to said control signals, for determining the degree of membership of said digital representation of said sensor data in said level-set selected based upon said parametric signals;
said membership value circuit comprising:
membership table means contained in said nonvolatile memory means and storing level-set data for each said function;
line switcher means to select the appropriate of said plurality of address spaces in said nonvolatile memory means containing said level-set data for comparison with said digital representation of said sensor data;
last value detect means for detecting when said address spaces containing said selected level-set data have reached a last value condition;
comparator means to deduce grade-of-membership; membership value generating means for retrieving said level-set data based upon said address spaces selected by said line switcher means, for comparison with said digital representation of said sensor data in said comparator means; and confirmation/disconfirmation means for evaluating the output of said comparator means and feeding back the result thereof to said membership value circuit means; and bus interface circuit means also responsive to said control signals, for transmitting said parametric information to said data/parameter interface means and transmitting said grade-of-membership fuzzy sets and said digital representation of said sensor data to said computer system.

14.The reconfigurable fuzzy cell described in claim 13, wherein said analog interface circuit means responsive to said control signals by said computer system receives said digital representation of said sensor data.

MSC-21613-1 Patent Application

15.The reconfigurable fuzzy cell described in claim 13, wherein said level-set 2 data stored in said membership table means is reconfigurable in situ.