CA2042869C - Method and circuit for testing the conductive circuitry of a printed circuit board - Google Patents

Method and circuit for testing the conductive circuitry of a printed circuit board

Info

Publication number
CA2042869C
CA2042869C CA002042869A CA2042869A CA2042869C CA 2042869 C CA2042869 C CA 2042869C CA 002042869 A CA002042869 A CA 002042869A CA 2042869 A CA2042869 A CA 2042869A CA 2042869 C CA2042869 C CA 2042869C
Authority
CA
Canada
Prior art keywords
barrels
resistance
current
temperature
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002042869A
Other languages
French (fr)
Inventor
Ramachandra Munikoti
Pulak Dhar
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA002042869A priority Critical patent/CA2042869C/en
Application granted granted Critical
Publication of CA2042869C publication Critical patent/CA2042869C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2805Bare printed circuit boards
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/281Specific types of tests or tests for a specific type of fault, e.g. thermal mapping, shorts testing
    • G01R31/2817Environmental-, stress-, or burn-in tests
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0268Marks, test patterns or identification means for electrical inspection or testing
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/162Testing a finished product, e.g. heat cycle testing of solder joints
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/163Monitoring a manufacturing process

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)

Abstract

The reliability of conductive circuitry of a printed circuit board and particularly the integrity of the conductive barrels of the through-holes is tested by cyclically passing a current through a plurality of interconnected barrels. The current must be sufficient to resistively heat the conductive barrels to a temperature at which the glass epoxy substrate adjacent to each barrel reaches a transition temperature at which the glass epoxy changes state from a solid to a semi-solid. After sufficiently heating the glass epoxy, it is allowed to cool to ambient temperature. This cycle is repeated for a predetermined number of cycles and the resistance of the barrels is measured after each cycle. A measured resistance that exceeds a predetermined value indicates that one or more defects is present in the interconnected barrels.

Description

-1- 2~42869 METHOD AND CIRCUIT FOR TESTING THE CONDUCTIVE CIRCUITRY OF A PRINTED
CIRCUIT BOARD

5 Field of the Invention This invention relates to a test apparatus and method for assessing the reliability of printed circuit boards and more specifically that of plated through holes on printed circuit boards.

Background of the Invention Printed circuit boards (PCBs) have become increasingly complex in the last few years. Physical board dimensions and higher interconnect densities have required rigorous manufacturing and process controls on 15 PCBs. Plated through holes (PTHs) have been an area of particular concern in the manufacture and reliability of PCBs.
Furthermore, a variety of new manufacturing processes such as surface mount technology, and wave soldering subject PCBs to increased thermal stresses which may have an adverse impact on plated through hole 20 reliability.
In general, it has been found that the main cause of a PTH failure may be traced to significant differences in thermal expansion between the copper barrel lining the hole and the surrounding substrate. When the differential expansion causes strain that exceeds the strength of 25 the copper barrel, a rupture intermediate its ends may develop due to thermal stresses. This usually results in open circuits or intermittent contacts which may lead to system failure.
In general, thermal shock or slow thermal cycling tests are employed to determine the capability of the PTHs to withstand cyclic 30 temperature variations encountered in actual field life. Some of these are international standard tests as for example, IEC oil shock test, fluidized sand bath test, MIL-P55110 thermal shock test, MIL-STD-202 temperature cycling test, and APD-oil shock test. In these tests, the PCB specimens are subjected to temperature excursions from -65C to +125C or 25C to 260C at different rates of temperature changes.
Changes in resistance of a series of interconnected plated holes beyond ~, 2042~69 -some arbitrary fixed value after a test is generally considered a failure.
In a study (IPC Round Robin) published September 1988 on reliability of small diameter holes, it was established that 400 cycles of MIL-T-thermal cycling, between -65C to +125C, with 30 minutes of dwell time at each temperature extreme is the most discriminating test to distinguish between holes of good and poor reliability showing up both early life and wear out failures. Temperature cycling simulates the diurnal temperature variations experienced by the end product during 10 its field life. Failures occur when the fatigue life of the plated conducting barrel of a plated-through hole or that of a foil pad is exceeded.
Thermal cycling tests are time consuming, need elaborate chambers, and are often expensive to perform. In MIL-STD testing, the whole PCB
15 specimen is uniformly heated to the desired temperature of 125C in a thermal chamber. Between 15-30 minutes are allowed for soaking and stabilization. In order to perform an adequate number of cycles this testing requires weeks to perform.
It is therefore an object of the invention to provide a method for 20 testing the reliability of plated-through holes on a printed circuit board which is less time consuming and less expensive than the known methods of temperature cycling mentioned above.

25 Summary of the Invention The invention provides a method of testing the reliability of a PCB by applying to a predetermined plurality of serially connected PTHs on a sample coupon of the PCB a current which is sufficient to resistance heat the respective conductive barrel of each PTH to thereby 30 heat the surrounding substrate to a temperature adequate to effect a change of state in the substrate adjacent each hole in the series. A
reliability determination is obtained by comparing an expected resistance value for the tested series of holes with a measured value.

In accordance with the invention, there is provided a method of assessing the reliability of the conductive circuitry of a PCB, the circuitry comprising plated copper barrels lining the inside surface of 2~2~9 _ through holes and conductors interconnecting the barrels, the method comprising the steps of applying a current to a predetermined plurality of interconnected barrels, the current having a magnitude sufficient to resistively heat the barrels and their respective adjacent substrate to 5 a temperature at which the substrate will undergo a transition from a solid to a semi-solid; measuring the resistance value of the plurality of interconnected barrels; and comparing the measured resistance value with an expected value of resistance, a non-expected result of the comparison being indicative that a defect is present in one or more of the plated barrels.

From another aspect, the invention provides a circuit for assessing the reliability of the conductive circuitry of a PCB, the circuitry comprising plated copper barrels lining the inside surface of 15 through holes and conductors interconnecting the barrels, the circuit comprising means for injecting a predetermined magnitude of current through a plurality of the interconnected barrels, the current having a magnitude sufficient to resistively heat the barrels so that they heat the adjacent substrate to a transition temperature at which the 20 substrate undergoes a change of state from a solid to a semi-solid; and, means for measuring the resistance value of the interconnected barrels, a non-expected deviation of the measured resistance value from an expected resistance value being indicative of a defect in one or more of the barrels and/or their interconnections to the conductors.
Since the invention provides a method of destructive testing, it is preferable that it be applied to a coupon manufactured and processed in a manner exactly the same as the PCB itself. An assessment of the conductive circuitry on the coupon is thus a direct indication of the conductive circuitry reliability of the PCB itself.

Brief Description of the Drawings An embodiment of invention will be described in conjunction with the drawings in which:

Figure 1 is a sectional oblique view of a portion of a printed circuit board coupon showing conductive circuitry to be tested in accordance with the method of the invention;

- 20~2869 Figure 2 is a circuit representation of a portion of the conductive circuitry shown in figure 1; and Figure 3 is a block diagram of a power cycling test circuit in 5 accordance with the invention.

Detailed Description In figure 1, a portion of a multilayer printed circuit board in the form of a test coupon 10 is shown having rows of plated-through holes each comprising a plated conducting copper barrel lining a hole through the substrate layers 13 of glass epoxy. The conducting barrels 12 of each row are connected in series by printed conductors 14 provided on the upper and second to bottom layers of the coupon 10. Terminals 16 and 18 are provided at the respective end of each row for connecting to 15 a current source and to instruments for measuring its resistance value.
Figure 2 shows a series circuit 15 corresponding to a row of interconnected PTHs of figure 1. The resistance of each barrel and the resistance of each connecting conductor 14 is represented by a resistor;
the vertical resistors representing the barrel resistances and the 20 horizontal resistors representing the track resistances.
In figure 3, a terminal 16 at one end of the circuit 15 is switchably connected to a high intensity current source 31 capable of providing up to 10 A of current or to a low 100 mA current source 32 via a controllable switch 33 whereas terminal 18 is connected to ground.
Connected across terminals 16 and 18 is a digital voltmeter 38 for measuring the resistance of the series of barrels 12. A comparator 34 coupled to the digital voltmeter and to a register 35 compares the measured voltage with a reference value stored in the register 35. If the comparison yields a non-expected result, a latch relay 36 is 30 responsive to the resultant output signal generated by the comparator 34 to provide a timer circuit 37 with a signal to terminate the test.
Under normal circumstances before a fault is detected, the timer circuit 37 provides a signal to switch 33 at regular predetermined intervals for switching between the high and low intensity current sources. This 35 switching between current sources allows the circuit under test to heat up and to cool down thereby inducing thermal stress as discussed below.

- 20428~9 Ohmic resistance heating is used to heat the copper of the barrels 12, interconnecting conductors 14 and the laminate material surrounding the barrels 12 to a temperature above the glass transition temperature of the laminate. Constant current of a few amperes is injected via the 5 high intensity current source 31 and the heat generated by power dissipation in the copper barrels is conducted radially outward to the glass fibers and epoxy resin of the substrate. Depending on the energy dissipated and the volume of material involved, the barrels 12 and the substrate 13 immediately surrounding them can be elevated to high 10 temperature in a short time interval of 2-3 minutes. The timer circuit 37 then switches off the high intensity current source and the low intensity current source 32 is switched on; the resistance is measured and free air convention cools the laminate back to ambient temperature within 6-7 minutes. If the measured hot resistance is significantly 15 greater than the expected resistance, the comparator generates a signal which terminates the test. The low intensity current source is applied to obtain a more accurate resistance measurement using the digital voltmeter 38.
Thus, a temperature cycling of the PTHs and the interconnecting tracks 14 can be achieved within 8-10 minutes through switching the circuit source on and off. The temperature attained by the elements of circuit 15 at the end of an "on" period can be accurately determined by using it as a resistance thermometer and measuring the hot resistance of copper taking into account the fact that the temperature coefficient of 25 resistance (TCR) is approximately equal to 4000 ppm/C.
In addition to inducing fatigue within the serial circuit 15 by thermal cycling, the circuit dynamically exercises the barrels 12 and interconnecting conductors 14. By doing so, it can precipitate any weaknesses or defects in the barrels 12 or interconnecting conductors 14 30 to become open circuits or paths of high electrical resistance. An acceleration of barrel failure is due to the avalanching effect of the current cycling. The current causes intense localized heating of defect sites such as microcracks, voids, thin sections, or partial post cracks;
these are seen as sources of high resistance. The resulting local 35 stresses cause further deterioration of defects until they manifest themselves as open circuits at the high end temperature. So long as a barrel has plating with adequate ductility and tensile strength and uniform physical construction free of physical or process related flaws, _. .

it can withstand power cycling without prematurely developing microcracks and incipient local increases in resistance. Of course the barrels 12 ultimately fail after repeated temperature excursions when the fatigue life of copper is exceeded; for good quality barrels, this 5 occurs after several hundreds of power cycles.

Test Considerations Many PCBs manufactured today comprise a laminate of glass epoxy.
In order to create significant Z axis expansion mismatch between the plated barrel and the surrounding glass epoxy (FR-4) the laminate needs to be elevated to a temperature just above the glass transition temperature of FR-4 material. For FR-4, this temperature ranges from 115C to 125C. This is in consonance with MIL-STD-thermal cycling/shock test temperatures, where the high temperature limit is 125C. It is thus necessary to heat the PTH barrels to at least 130C
and cool them to ambient temperature. It should of course be realized that the transition temperature is dependent on the type of substrate material.
In a daisy chained pattern of PCB conductive tracks and barrels, 20 tracks contribute about 80% of the resistance while the plated barrels contribute about 20% of the resistance. Total resistance of a series of 100 daisy chained PTHs in a typical 90-mil thick, 8 layer board would be about 200 mQ. With the passage of heating current through the daisy chained PTHs most of the heating takes place in the tracks. However, as 25 the thermal conductivity of copper is far higher than that of the glass-epoxy laminate surrounding the copper, heat flows from the tracks into the barrels very quickly, thus raising the temperature of the barrels toward a higher equilibrium value.
For a typical test coupon of 100 PTHs on a 0.100-in pitch, in a 0.120-in thick 6 layer multilayer board interconnected with 0.030-in nominal width tracks on 1-oz copper in the first and the last inner layers (2 and 5), the loop resistance is about 200 mQ. For this coupon a temperature of 130C is reached within 3 minutes with a current of 5 to 6 amperes and is followed by a free air (about 25C) cooling period 35 of 7 minutes after power is switched off. Thus a cycle time of 10 minutes may be achieved by switching on and off a current of 5-8A in test coupons with a total circuit resistance of 159-250 mQ.

For a given set of coupons from the same production lot, the temperature attained could vary around 130C by a few degrees to +/ 5C
due to variations of resistance among individual coupons; for a given coupon, the temperature attained is quite constant as all the heating 5 parameters are fixed.
Typical powering currents required to achieve 130C in coupons of different types are given in the following:

Loop Resistance (Ohms) Powering Current (Amps) 0.141 7.25 0.150 7.00 0.214 5.50 0 . 257 5.00 (The above values are for 0.120-in thick coupons.) The operation of the test circuit shown in figure 3 is as follows:
constant current (magnitude depending on the physical size and circuit electrical resistance of the test coupon) is switched on and off through the contacts of the synchronous flip-flop timer 37 and controllable switch 33. The on-off timings are fixed at 3 and 7 minutes 25 respectively, for a 10 minute cycle.
During the off period, the change-over contact of the switch 33 connects the measuring current source (100 mA) through the circuit 15 between terminals 16 and 18. The voltage drop across the circuit being tested is continuously monitored (both during powering and measuring) by the digital voltmeter 38 connected to terminals 16 and 18. Thus a 4-wire resistance measurement is carried out to measure the temperature rise at the end of the on period.
The algorithm takes into account the temperature coefficient of resistance (TCR) of copper as 4000 ppm /C. Thus if Rh is the hot 35 resistance and R2s the resistance at 25C measured initially at ambient, then the temperature attained at the end of an on period is given by the following:

Th = (1.1Rh-R25)/(O-0o4R25) At the onset of a failure, the current causes intense localized s heating of the failure site. Thermal runaway and possible burning and fusing of the defect site is prevented by the latch relay 36 which terminates the test by switching off the power source when a preset limit of hot resistance is exceeded. The limit is set at 150% of the initial hot resistance. At the onset of a failure when this limit is 10 exceeded, the output signal of the comparator 34 trips the latch relay 36 and the test is terminated. Thus the power cycling is terminated at the first failure in the chain of PTHs and the number of cycles to failure is recorded on a counter.

An exemplary test procedure for a coupon having copper tracks connecting copper plated-through holes having a resistance of between 100 mQ and 200 mQ which can be implemented is as follows:

1) Connect the current source and the digital voltmeter (DVM) to the test coupon;
2) measure R2s (room ambient) on the DVM;
3) estimate Rh(for Th=130OC) from Th = (1.1Rh-R2s)/(0.004R2s);
4) use the following trial power current settings: 5A for 200-mQ range, 6A for 150-mQ range, 7A for 100-mQ range of circuit resistance measured in step 2 (for standard 2-3mm thick boards);
5) set control referent to 1.5 x (current x Rh) 6) start cycling;
7) at the end of the first period, the DVM indicates actual Rh (i.e., 100mA x Rh);
30 8) if Rh < R130, decrease current by 50mA;
9) repeat steps 7) and 8) until Rh approx = R130;
10)if Rh > R130, decrease current by 50mA; and 11) repeat 7) and 10) until Rh approx = R130.

In summary, power cycling provides an inexpensive and relatively fast temperature cycling test wherein its counterpart, the MIL-STD-202 standard benchmark temperature cycling test is a time consuming and expensive test to perform.

` - -- 2042869 Numerous modifications and variations may be made to the invention without departing from the scope of the invention.

Claims (6)

1. A method of assessing the reliability of the conductive circuitry of a printed circuit board, the circuitry comprising plated copper barrels lining theinside surface of through holes and conductors interconnecting the barrels, the method comprising the steps of:
a) applying a current to a plurality of interconnected barrels, the current having a magnitude sufficient to resistively heat the barrels and their respective adjacent substrate to a temperature at which the substrate will undergo transition from a solid to a semisolid.
b) measuring the resistance value of the plurality of interconnected barrels; and c) comparing the measured resistance with an expected value of resistance, a non-expected result of the comparison being indicative that a defect is present in one or more of the plated barrels.
2. A method of assessing the reliability as defined in claim 1 wherein the expected value of resistance is Rh, and Rh is derived from the equation Th = (1.1 Rh-R25)/(0.004R25), where Th is approximately equal to the transition temperature of the substrate, R25 being the resistance at 25°C, and Rh being the resistance at approximately the transition temperature.
3. A method of assessing the reliability as defined in claim 1 wherein the ambient temperature is approximately 25°C.
4. A method of assessing the reliability as defined in claim 1 wherein the substrate is a laminate comprised of a plurality of layers of glass epoxy, and wherein the barrels are heated to a temperature of approximately 130°C.
5. A circuit for assessing the reliability of the conductive circuitry of a PCB, the circuitry comprising plated copper barrels lining the inside surface of through holes and conductors interconnecting the barrels, the circuit comprising:

means for injecting a predetermined magnitude of current through a plurality of the interconnected barrels, the current having a magnitude sufficient to resistively heat the barrels so that they heat their respective adjacent substrate to a transition temperature at which the substrate undergoes a change of state from a solid to a semi-solid;
means for measuring the resistance of the interconnected barrels, a non-expected deviation of the measured resistance value from an expected resistance value being indicative of a defect in one or more of the barrels and/or their interconnections to the conductors;
means for periodically switching the current injecting means on and off for predetermined durations of time, the switching on of the current injecting means being for a time suitable to allow resistance heating of the conductive barrel and to allow heating of the adjacent substrate to a temperature at which the transition will occur, the switching off of the current injection means being at least for a time suitable to allow the substrate to reach ambient temperature and return to a solid;
means for comparing the measured resistance value with a predetermined resistance value; and means responsive to the comparing means for terminating the injection of current when the value of the measured resistance exceeds the value of the predetermined resistance by a predetermined amount.
6. A method for assessing the reliability of the conductive circuitry of a PCB, the circuitry comprising plated copper barrels lining the inside surface of through holes and conductors interconnecting the barrels, the method comprising the steps of:
injecting a predetermined magnitude of current through a plurality of the interconnected barrels, the current having a magnitude sufficient to resistively heat the barrels so that they heat their respective adjacent substrate to a transition temperature at which the substrate undergoes a change of state from a solid to a semi-solid;
measuring the resistance of the interconnected barrels, a non-expected deviation of the measured resistance value from an expected resistance value being indicative of a defect in one or more of the barrels and/or their interconnections to the conductor;
periodically switching the current injecting means on and off for predetermined durations of time, the switching on of the current injecting means being for a time suitable to allow resistance heating of the conductive barrel and to allow heating of the adjacent substrate to a temperature at which the transition will occur, the switching off of the current injection means being at least for a time suitable to allow the substrate to reach ambient temperature and return to a solid;
comparing the measured resistance value with a predetermined resistance value; and terminating the injection of current when the value of the measured resistance exceeds the value of the predetermined resistance by a predetermined amount.
CA002042869A 1991-05-17 1991-05-17 Method and circuit for testing the conductive circuitry of a printed circuit board Expired - Fee Related CA2042869C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA002042869A CA2042869C (en) 1991-05-17 1991-05-17 Method and circuit for testing the conductive circuitry of a printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA002042869A CA2042869C (en) 1991-05-17 1991-05-17 Method and circuit for testing the conductive circuitry of a printed circuit board

Publications (1)

Publication Number Publication Date
CA2042869C true CA2042869C (en) 1995-08-15

Family

ID=4147619

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002042869A Expired - Fee Related CA2042869C (en) 1991-05-17 1991-05-17 Method and circuit for testing the conductive circuitry of a printed circuit board

Country Status (1)

Country Link
CA (1) CA2042869C (en)

Similar Documents

Publication Publication Date Title
US5172063A (en) Method and circuit for testing the conductive circuitry of a printed circuit board
US20120105096A1 (en) Assessing Connection Joint Coverage Between a Device and a Printed Circuit Board
CN109188243B (en) PCB interconnection reliability test method
US4477484A (en) Electroless plating monitor
CN109031092A (en) A kind of PCB high current test method
JP2005536871A (en) Electromigration test apparatus and method
CN110806536A (en) PCB interconnection reliability testing method and device
CA2042869C (en) Method and circuit for testing the conductive circuitry of a printed circuit board
US5570027A (en) Printed circuit board test apparatus and method
JP2011096836A (en) Method and device for inspecting printed board
CN111142010B (en) PCB interconnection reliability testing method and device
Munikoti et al. A new power cycling technique for accelerated reliability evaluation of plated-through-holes and interconnects in PCBs
CN110554301A (en) Method for detecting machine resistance of electric measuring machine and printed circuit board electric measuring machine
CN110146804A (en) A kind of PCB dynamic conducting method for testing reliability
Oien Methods for evaluating plated-through-hole reliability
US7287903B2 (en) Method and apparatus for rapid thermal testing
CN108981962B (en) PCB hole chain temperature testing method and device
CN111142009B (en) PCB interconnection reliability testing method and device
Shaddock et al. Reliability of high temperature laminates
US20060103404A1 (en) System and method for testing dynamic resistance during thermal shock cycling
Smetana et al. A Standard Multilayer Printed Wiring Board for Material Reliability Evaluations
JP2014211412A (en) Device and method for inspecting printed wiring board
US11940481B2 (en) Electrical connection test for unpopulated printed circuit boards
Wu et al. Comparison the reliability of small plated-through hole with different diameters under thermal stress
Gandhi et al. Measles and CAF in printed wiring assemblies

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed