CA2036372A1 - An input/output cache for caching direct (virtual) memory access data - Google Patents

An input/output cache for caching direct (virtual) memory access data

Info

Publication number
CA2036372A1
CA2036372A1 CA 2036372 CA2036372A CA2036372A1 CA 2036372 A1 CA2036372 A1 CA 2036372A1 CA 2036372 CA2036372 CA 2036372 CA 2036372 A CA2036372 A CA 2036372A CA 2036372 A1 CA2036372 A1 CA 2036372A1
Authority
CA
Canada
Prior art keywords
cache
memory access
data
caching
virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2036372
Other languages
French (fr)
Other versions
CA2036372C (en
Inventor
John Watkins
David Labuda
William C. Van Loo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of CA2036372A1 publication Critical patent/CA2036372A1/en
Application granted granted Critical
Publication of CA2036372C publication Critical patent/CA2036372C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Hardware and software improvements in workstations which utilize a cache for increasing the throughput of Direct Memory Access (DMA) I/O on an operating system supporting multiple concurrent I/O operations. In a workstation or server having an operating system supporting multiple concurrent I/O operations system, performance may be improved significantly by including a write back cache for I/O as one of the system elements. Such write back cache supports external devices with at least two types of device interfaces: a standard system bus interface and a network control interface and significantly enhances the performance of DVMA (or DMA) data transfers through a unique combination of hardware and software support, which includes a physical cache for temporarily buffering I/O data to and from external devices, and all associated controls, an I/O cache tag array, data paths and diagnostic and programming support necessary to make an I/O cache functional.
CA 2036372 1990-04-12 1991-02-08 An input/output cache for caching direct (virtual) memory access data Expired - Fee Related CA2036372C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US50897990A 1990-04-12 1990-04-12
US508,979 1990-04-12

Publications (2)

Publication Number Publication Date
CA2036372A1 true CA2036372A1 (en) 1991-10-13
CA2036372C CA2036372C (en) 2002-10-01

Family

ID=24024845

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2036372 Expired - Fee Related CA2036372C (en) 1990-04-12 1991-02-08 An input/output cache for caching direct (virtual) memory access data

Country Status (1)

Country Link
CA (1) CA2036372C (en)

Also Published As

Publication number Publication date
CA2036372C (en) 2002-10-01

Similar Documents

Publication Publication Date Title
US5590287A (en) Configurable interface for routing data between mismatched devices
Vranesic et al. Hector-a hierarchically structured shared memory multiprocessor
EP0834816A3 (en) Microprocessor architecture capable of supporting multiple heterogenous processors
US5522065A (en) Method for performing write operations in a parity fault tolerant disk array
CA2245106A1 (en) Method and system for input/output control in a multiprocessor system utilizing simultaneous variable-width bus access
US5347637A (en) Modular input/output system for supercomputers
CA2026224A1 (en) Apparatus for maintaining consistency in a multiprocess computer system using virtual caching
US5857080A (en) Apparatus and method for address translation in bus bridge devices
EP0518488A1 (en) Bus interface and processing system
EP0391517A3 (en) Method and apparatus for ordering and queueing multiple memory access requests
NO870415L (en) COMPUTER SYSTEM.
KR960706658A (en) A BUS INTERFACE WITH GRAPHICS AND SYSTEM PATHS FOR AN INTEGRATED MEMORY SYSTEM
NZ245346A (en) Bus interface logic for computer with dual bus architecture
CA2079623A1 (en) Method and apparatus for providing two parties transparent access to a single-port memory storage device
KR970022778A (en) Array controller for controlling data transfer from the host system to the data storage array
ES467326A1 (en) Channel bus controller
EP0793178A3 (en) Writeback buffer and copyback procedure in a multi-processor system
US6334159B1 (en) Method and apparatus for scheduling requests within a data processing system
EP0706134A2 (en) Data processing system having demand based write through cache with enforced ordering
EP0325422A3 (en) Integrated cache unit
WO2001016760A1 (en) Switchable shared-memory cluster
CA2036372A1 (en) An input/output cache for caching direct (virtual) memory access data
HK95493A (en) Alias address support
JPS62239235A (en) Data processor with fast comparison action of operation code
CA2030888A1 (en) Cache Data Consistency Mechanism for Workstations and Servers with an I/O Cache

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed