CA2030888A1 - Cache Data Consistency Mechanism for Workstations and Servers with an I/O Cache - Google Patents

Cache Data Consistency Mechanism for Workstations and Servers with an I/O Cache

Info

Publication number
CA2030888A1
CA2030888A1 CA 2030888 CA2030888A CA2030888A1 CA 2030888 A1 CA2030888 A1 CA 2030888A1 CA 2030888 CA2030888 CA 2030888 CA 2030888 A CA2030888 A CA 2030888A CA 2030888 A1 CA2030888 A1 CA 2030888A1
Authority
CA
Canada
Prior art keywords
cache
data
data consistency
workstations
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA 2030888
Other languages
French (fr)
Other versions
CA2030888C (en
Inventor
John Watkins
David Labuda
William C. Van Loo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of CA2030888A1 publication Critical patent/CA2030888A1/en
Application granted granted Critical
Publication of CA2030888C publication Critical patent/CA2030888C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Hardware and software improvements in workstations which utilize a cache for increasing the throughput of Direct Memory Access (DMA) I/O on an operating system supporting multiple concurrent I/O operations. In a workstation or server having an operating system supporting multiple concurrent I/O operations, performance may be improved significantly by including a write back cache for I/O as one of the systems elements. Such write back cache supports external devices with at least two types of device interfaces: a standard system bus interface and a network control interface through a unique combination of hardware and software support while maintaining data consistency between the I/O cache and the CPU cache by providing all associated controls, I/O Cache arrays, CPU Cache arrays, data paths, and diagnostic and programming support necessary to implement an efficient data consistency mechanism between the CPU cache data and I/O Cache data.
CA 2030888 1990-04-12 1990-11-26 Cache data consistency mechanism for workstations and servers with an i/o cache Expired - Fee Related CA2030888C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US50893990A 1990-04-12 1990-04-12
US508,939 1990-04-12

Publications (2)

Publication Number Publication Date
CA2030888A1 true CA2030888A1 (en) 1991-10-13
CA2030888C CA2030888C (en) 1996-04-30

Family

ID=24024677

Family Applications (1)

Application Number Title Priority Date Filing Date
CA 2030888 Expired - Fee Related CA2030888C (en) 1990-04-12 1990-11-26 Cache data consistency mechanism for workstations and servers with an i/o cache

Country Status (1)

Country Link
CA (1) CA2030888C (en)

Also Published As

Publication number Publication date
CA2030888C (en) 1996-04-30

Similar Documents

Publication Publication Date Title
CA2026224A1 (en) Apparatus for maintaining consistency in a multiprocess computer system using virtual caching
EP0834816A3 (en) Microprocessor architecture capable of supporting multiple heterogenous processors
US5590287A (en) Configurable interface for routing data between mismatched devices
JP2753706B2 (en) IPL method in computer
EP0788055A3 (en) Multipath i/o storage systems with multipath i/o request mechanisms
DE69534994T2 (en) CONTROL DEVICE FOR MEMORY PLATE ASSEMBLY AND MEMORY PLATE ASSEMBLY DEVICE
AU1672500A (en) Non-uniform memory access (numa) data processing system that speculatively forwards a read request to a remote processing node
CA2051222A1 (en) Consistent packet switched memory bus for shared memory multiprocessors
JPH0776942B2 (en) Multiprocessor system and data transmission device thereof
CA2280172A1 (en) Non-uniform memory access (numa) data processing system that holds and reissues requests at a target processing node in response to a retry
DE3650092D1 (en) I / O CONTROL WITH TWO FUNCTIONS.
CA2152752A1 (en) Multiprocessor System for Locally Managing Address Translation Table
CA2068010A1 (en) Alternate master bursting data rate management techniques for use in computer systems having dual bus architecture
EP0382358A3 (en) Full address and odd boundary direct memory access controller
EP0325422A3 (en) Integrated cache unit
US4740911A (en) Dynamically controlled interleaving
US6760743B1 (en) Instruction memory system for multi-processor environment and disjoint tasks
EP1109102A3 (en) Memory system comprising multiple memory devices and memory access method
CA2030888A1 (en) Cache Data Consistency Mechanism for Workstations and Servers with an I/O Cache
Omang et al. Performance of Low-Cost UltraSparc Multiprocessors connected by SCI
CA2036372A1 (en) An input/output cache for caching direct (virtual) memory access data
CA2138537A1 (en) Symmetric multiprocessing system with unified environment and distributed system functions
US4594658A (en) Hierarchy of control stores for overlapped data transmission
IE52963B1 (en) Data processing arrangements
KR950004022A (en) Distributed Processing Integrated Management System

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed