CA1309511C - Methode de verification de circuits integres par comparaison - Google Patents

Methode de verification de circuits integres par comparaison

Info

Publication number
CA1309511C
CA1309511C CA000577456A CA577456A CA1309511C CA 1309511 C CA1309511 C CA 1309511C CA 000577456 A CA000577456 A CA 000577456A CA 577456 A CA577456 A CA 577456A CA 1309511 C CA1309511 C CA 1309511C
Authority
CA
Canada
Prior art keywords
series
memory devices
binary vector
integrated circuit
input port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA000577456A
Other languages
English (en)
Inventor
Philip Stanley Wilcox
Benoit Nadeau-Dostie
Vinod Kumar Agarwal
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA000577456A priority Critical patent/CA1309511C/fr
Application granted granted Critical
Publication of CA1309511C publication Critical patent/CA1309511C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
CA000577456A 1988-09-16 1988-09-16 Methode de verification de circuits integres par comparaison Expired - Fee Related CA1309511C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000577456A CA1309511C (fr) 1988-09-16 1988-09-16 Methode de verification de circuits integres par comparaison

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000577456A CA1309511C (fr) 1988-09-16 1988-09-16 Methode de verification de circuits integres par comparaison

Publications (1)

Publication Number Publication Date
CA1309511C true CA1309511C (fr) 1992-10-27

Family

ID=4138730

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000577456A Expired - Fee Related CA1309511C (fr) 1988-09-16 1988-09-16 Methode de verification de circuits integres par comparaison

Country Status (1)

Country Link
CA (1) CA1309511C (fr)

Similar Documents

Publication Publication Date Title
US5130988A (en) Software verification by fault insertion
US4996691A (en) Integrated circuit testing method and apparatus and integrated circuit devices for use therewith
Jarwala et al. A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects
US6898544B2 (en) Instruction register and access port gated clock for scan cells
US5631911A (en) Integrated test circuit
US5570375A (en) IEEE Std. 1149.1 boundary scan circuit capable of built-in self-testing
US7013416B2 (en) IC with expected data memory coupled to scan data register
EP0358365B1 (fr) Tampon/registre de test
US4669081A (en) LSI fault insertion
US5404359A (en) Fail safe, fault tolerant circuit for manufacturing test logic on application specific integrated circuits
JPH0150873B2 (fr)
US5838693A (en) Partial scan logic
JPH0772872B2 (ja) 順序ディジタル論理回路の組み込み自己検査用装置
Wu et al. Testing ASICs with multiple identical cores
Wang et al. A self-test and self-diagnosis architecture for boards using boundary scans
EP0650123B1 (fr) Circuit logique intégré avec trajet d'analyse
CN116741751A (zh) 集成电路的单元、集成电路以及管芯的测试方法
CA1309511C (fr) Methode de verification de circuits integres par comparaison
EP0358371B1 (fr) Circuit de test augmenté
JP2869314B2 (ja) バウンダリースキャンセル回路，バウンダリースキャンテスト回路及びその使用方法
US7051254B2 (en) Semiconductor integrated circuit device and method for designing a semiconductor integrated circuit device
Su et al. An I/sub DDQ/based built-in concurrent test technique for interconnects in a boundary scan environment
Haider et al. The split boundary scan register technique for testing board interconnects
Welles et al. A testing methodology for large scale hybrid VLSI
NJ A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Interconnects

Legal Events

Date Code Title Description
MKLA Lapsed