CA1304457C - Circuit a gamme de frequences reduite pour horloge a affichage numerique - Google Patents

Circuit a gamme de frequences reduite pour horloge a affichage numerique

Info

Publication number
CA1304457C
CA1304457C CA000591798A CA591798A CA1304457C CA 1304457 C CA1304457 C CA 1304457C CA 000591798 A CA000591798 A CA 000591798A CA 591798 A CA591798 A CA 591798A CA 1304457 C CA1304457 C CA 1304457C
Authority
CA
Canada
Prior art keywords
signal
circuit
output
frequency
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA000591798A
Other languages
English (en)
Inventor
Ernst August Munter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA000591798A priority Critical patent/CA1304457C/fr
Application granted granted Critical
Publication of CA1304457C publication Critical patent/CA1304457C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

CA000591798A 1989-02-22 1989-02-22 Circuit a gamme de frequences reduite pour horloge a affichage numerique Expired - Fee Related CA1304457C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000591798A CA1304457C (fr) 1989-02-22 1989-02-22 Circuit a gamme de frequences reduite pour horloge a affichage numerique

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000591798A CA1304457C (fr) 1989-02-22 1989-02-22 Circuit a gamme de frequences reduite pour horloge a affichage numerique

Publications (1)

Publication Number Publication Date
CA1304457C true CA1304457C (fr) 1992-06-30

Family

ID=4139677

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000591798A Expired - Fee Related CA1304457C (fr) 1989-02-22 1989-02-22 Circuit a gamme de frequences reduite pour horloge a affichage numerique

Country Status (1)

Country Link
CA (1) CA1304457C (fr)

Similar Documents

Publication Publication Date Title
JP3169794B2 (ja) 遅延クロック生成回路
US5018169A (en) High resolution sample clock generator with deglitcher
US3551826A (en) Frequency multiplier and frequency waveform generator
US4339722A (en) Digital frequency multiplier
CA1054232A (fr) Detecteur de phase a gamme lineaire de 360.degree. pour trains d'impulsions periodiques et aperiodiques
US4005479A (en) Phase locked circuits
US6396313B1 (en) Noise-shaped digital frequency synthesis
CA2175133C (fr) Boucle a asservissement de phase numerique
JPS62263717A (ja) デジタル位相ロツクル−プ回路
US5122761A (en) Digital pll including controllable delay circuit
US4608706A (en) High-speed programmable timing generator
JPS61273016A (ja) 周波数シンセサイザ−回路
US4456884A (en) Phase-lock loop and Miller decoder employing the same
CA1294334C (fr) Separateur de donnees numeriques
US5214682A (en) High resolution digitally controlled oscillator
US5896428A (en) Digital counter and digital phase locked loop circuit using same
US5546434A (en) Dual edge adjusting digital phase-locked loop having one-half reference clock jitter
JPH07101847B2 (ja) デジタルフェイズロックドループ装置
US5050195A (en) Narrow range digital clock circuit
US4942595A (en) Circuit for dividing the frequency of a digital clock signal by two and one-half
US4210776A (en) Linear digital phase lock loop
CA1304457C (fr) Circuit a gamme de frequences reduite pour horloge a affichage numerique
US4633183A (en) Constant resolution frequency synthesizer
US20090160501A1 (en) Control signal generating circuit enabling value of period of a generated clock signal to be set as the period of a reference signal multiplied or divided by an arbitrary real number
US5521952A (en) Pulse counter circuit and pulse signal changeover circuit therefor

Legal Events

Date Code Title Description
MKLA Lapsed