CA1215470A - Reseau associatif - Google Patents

Reseau associatif

Info

Publication number
CA1215470A
CA1215470A CA000502371A CA502371A CA1215470A CA 1215470 A CA1215470 A CA 1215470A CA 000502371 A CA000502371 A CA 000502371A CA 502371 A CA502371 A CA 502371A CA 1215470 A CA1215470 A CA 1215470A
Authority
CA
Canada
Prior art keywords
cell
path
cells
row
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000502371A
Other languages
English (en)
Inventor
Steven G. Morton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Standard Electric Corp
Original Assignee
International Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/473,362 external-priority patent/US4580215A/en
Priority claimed from US06/473,364 external-priority patent/US4546428A/en
Priority claimed from CA000449046A external-priority patent/CA1209711A/fr
Application filed by International Standard Electric Corp filed Critical International Standard Electric Corp
Priority to CA000502371A priority Critical patent/CA1215470A/fr
Application granted granted Critical
Publication of CA1215470A publication Critical patent/CA1215470A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
CA000502371A 1983-03-08 1986-02-20 Reseau associatif Expired CA1215470A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000502371A CA1215470A (fr) 1983-03-08 1986-02-20 Reseau associatif

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US06/473,362 US4580215A (en) 1983-03-08 1983-03-08 Associative array with five arithmetic paths
US473,362 1983-03-08
US06/473,364 US4546428A (en) 1983-03-08 1983-03-08 Associative array with transversal horizontal multiplexers
US473,364 1983-03-08
CA000449046A CA1209711A (fr) 1983-03-08 1984-03-07 Reseau associatif
CA000502371A CA1215470A (fr) 1983-03-08 1986-02-20 Reseau associatif

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CA000449046A Division CA1209711A (fr) 1983-03-08 1984-03-07 Reseau associatif

Publications (1)

Publication Number Publication Date
CA1215470A true CA1215470A (fr) 1986-12-16

Family

ID=27167423

Family Applications (2)

Application Number Title Priority Date Filing Date
CA000502371A Expired CA1215470A (fr) 1983-03-08 1986-02-20 Reseau associatif
CA000508434A Expired CA1220884A (fr) 1983-03-08 1986-05-05 Reseau associatif

Family Applications After (1)

Application Number Title Priority Date Filing Date
CA000508434A Expired CA1220884A (fr) 1983-03-08 1986-05-05 Reseau associatif

Country Status (1)

Country Link
CA (2) CA1215470A (fr)

Also Published As

Publication number Publication date
CA1220884A (fr) 1987-04-21

Similar Documents

Publication Publication Date Title
US4580215A (en) Associative array with five arithmetic paths
US4546428A (en) Associative array with transversal horizontal multiplexers
US4852048A (en) Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number of bits manifest a first bus portion and a second number of bits manifest a second bus portion
US7791962B2 (en) Semiconductor device and semiconductor signal processing apparatus
US4835729A (en) Single instruction multiple data (SIMD) cellular array processing apparatus with on-board RAM and address generator apparatus
US4907148A (en) Cellular array processor with individual cell-level data-dependent cell control and multiport input memory
US6266760B1 (en) Intermediate-grain reconfigurable processing device
US4916657A (en) Single instruction multiple data (SIMD) cellular array processing apparatus employing multiple state logic for coupling to data buses
US6992947B1 (en) Dual-port SRAM in a programmable logic device
JP6791522B2 (ja) インデータパス計算動作のための装置及び方法
EP0208457A2 (fr) Réseau de processeurs
US7073039B2 (en) Providing a register file memory with local addressing in a SIMD parallel processor
US4872137A (en) Reprogrammable control circuit
US5111415A (en) Asynchronous leading zero counter employing iterative cellular array
US4783732A (en) Two-wire/three-port RAM for cellular array processor
EP1733300B1 (fr) Ameliorations apportees a une memoire de donnees orthogonales
US20050262288A1 (en) Method and apparatus for connecting a massively parallel processor array to a memory array in a bit serial manner
US7409529B2 (en) Method and apparatus for a shift register based interconnection for a massively parallel processor array
CA1209711A (fr) Reseau associatif
JPH10233676A (ja) 論理アレイブロック内でローカル相互接続ラインを配列する方法およびプログラマブル論理回路
US4733393A (en) Test method and apparatus for cellular array processor chip
CA1215470A (fr) Reseau associatif
NZ220079A (en) Transversal horizontal multiplexer
US6263482B1 (en) Programmable logic device having macrocells with selectable product-term inversion
Duller et al. Design of an associative processor array

Legal Events

Date Code Title Description
MKEX Expiry