CA1215144A - Circuit pour minimiser les variations de frequence de l'horloge locale lors de l'etablissement d'un asservissement de phase a un circuit d'horloge de reference - Google Patents
Circuit pour minimiser les variations de frequence de l'horloge locale lors de l'etablissement d'un asservissement de phase a un circuit d'horloge de referenceInfo
- Publication number
- CA1215144A CA1215144A CA000455942A CA455942A CA1215144A CA 1215144 A CA1215144 A CA 1215144A CA 000455942 A CA000455942 A CA 000455942A CA 455942 A CA455942 A CA 455942A CA 1215144 A CA1215144 A CA 1215144A
- Authority
- CA
- Canada
- Prior art keywords
- signal
- circuit
- response
- signals
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 7
- 230000000977 initiatory effect Effects 0.000 claims description 4
- 238000005259 measurement Methods 0.000 claims description 4
- 238000012545 processing Methods 0.000 claims 4
- 230000011664 signaling Effects 0.000 claims 2
- 230000010363 phase shift Effects 0.000 abstract description 4
- 230000000737 periodic effect Effects 0.000 abstract 1
- 239000013642 negative control Substances 0.000 description 2
- 239000013641 positive control Substances 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 238000012935 Averaging Methods 0.000 description 1
- 241000282320 Panthera leo Species 0.000 description 1
- 241000220324 Pyrus Species 0.000 description 1
- 241001504505 Troglodytes troglodytes Species 0.000 description 1
- 239000005862 Whey Substances 0.000 description 1
- 102000007544 Whey Proteins Human genes 0.000 description 1
- 108010046377 Whey Proteins Proteins 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 208000028104 epidemic louse-borne typhus Diseases 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 235000021017 pears Nutrition 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 206010061393 typhus Diseases 0.000 description 1
- 230000001755 vocal effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/101—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using an additional control signal to the controlled loop oscillator derived from a signal generated in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/507,436 US4510462A (en) | 1983-06-23 | 1983-06-23 | Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit |
US507,436 | 1983-06-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1215144A true CA1215144A (fr) | 1986-12-09 |
Family
ID=24018642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000455942A Expired CA1215144A (fr) | 1983-06-23 | 1984-06-05 | Circuit pour minimiser les variations de frequence de l'horloge locale lors de l'etablissement d'un asservissement de phase a un circuit d'horloge de reference |
Country Status (4)
Country | Link |
---|---|
US (1) | US4510462A (fr) |
BE (1) | BE899990A (fr) |
CA (1) | CA1215144A (fr) |
IT (1) | IT1175525B (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4628461A (en) * | 1984-04-30 | 1986-12-09 | Advanced Micro Devices, Inc. | Phase detector |
US5581699A (en) | 1995-05-15 | 1996-12-03 | International Business Machines Corporation | System and method for testing a clock signal |
US6154508A (en) * | 1998-03-23 | 2000-11-28 | Vlsi Technology, Inc. | Method and system for rapidly achieving synchronization between digital communications systems |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4151485A (en) * | 1977-11-21 | 1979-04-24 | Rockwell International Corporation | Digital clock recovery circuit |
US4305045A (en) * | 1979-11-14 | 1981-12-08 | Bell Telephone Laboratories, Incorporated | Phase locked loop clock synchronizing circuit with programmable controller |
DE3025358A1 (de) * | 1980-07-04 | 1982-01-21 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Regelsystem zum einstellen einer physikalischen groesse |
-
1983
- 1983-06-23 US US06/507,436 patent/US4510462A/en not_active Expired - Fee Related
-
1984
- 1984-06-05 CA CA000455942A patent/CA1215144A/fr not_active Expired
- 1984-06-20 IT IT21506/84A patent/IT1175525B/it active
- 1984-06-22 BE BE2/60442A patent/BE899990A/fr not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US4510462A (en) | 1985-04-09 |
BE899990A (fr) | 1984-10-15 |
IT1175525B (it) | 1987-07-01 |
IT8421506A0 (it) | 1984-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100230611B1 (ko) | 위상 오차 처리기 | |
US5512860A (en) | Clock recovery phase locked loop control using clock difference detection and forced low frequency startup | |
KR100303897B1 (ko) | 저-전력지터-보상위상동기루프및상기루프에서전력을줄임과동시에낮은지터를유지하는방법 | |
US4806878A (en) | Phase comparator lock detect circuit and a synthesizer using same | |
CA1215143A (fr) | Circuit pour minimiser les variations de frequence de l'horloge locale lors de l'etablissement d'un asservissement de phase a un circuit d'horloge de reference | |
JPS6413814A (en) | Phase locking loop locking synchronizer and signal detector | |
CA1271232A (fr) | Boucle a phase asservie intelligente | |
GB2067372A (en) | Circuit for detecting an out-of-lock condition of a digital phase locked loop | |
US6445229B1 (en) | Digital phase lock loop | |
US4617520A (en) | Digital lock detector for a phase-locked loop | |
US5457428A (en) | Method and apparatus for the reduction of time interval error in a phase locked loop circuit | |
US5550878A (en) | Phase comparator | |
CA1215144A (fr) | Circuit pour minimiser les variations de frequence de l'horloge locale lors de l'etablissement d'un asservissement de phase a un circuit d'horloge de reference | |
US4503400A (en) | Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit | |
JPH088738A (ja) | Pll回路装置 | |
Saltzberg et al. | Digital data system: Network synchronization | |
JP3786440B2 (ja) | デジタル位相コンパレータ | |
EP0880707B1 (fr) | Detecteurs de phase et de frequence | |
CN1278969A (zh) | 用于同步参考时钟的锁相环 | |
EP0490178B1 (fr) | Détecteur d'accrochage pour une bande d'asservissement de phase numérique | |
CA2011029C (fr) | Circuit detecteur de frequence | |
US6194918B1 (en) | Phase and frequency detector with high resolution | |
GB2282719A (en) | Digitally controlled phase locked loop | |
WO1999013582A1 (fr) | Boucle a phase asservie numerique peu sensible aux perturbations employant un detecteur de phase-frequence | |
CA1254270A (fr) | Boucle a phase asservie |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |