CA1148265A - High performance i/o controller for transferring data between a host processor and multiple i/o units - Google Patents

High performance i/o controller for transferring data between a host processor and multiple i/o units

Info

Publication number
CA1148265A
CA1148265A CA000352373A CA352373A CA1148265A CA 1148265 A CA1148265 A CA 1148265A CA 000352373 A CA000352373 A CA 000352373A CA 352373 A CA352373 A CA 352373A CA 1148265 A CA1148265 A CA 1148265A
Authority
CA
Canada
Prior art keywords
controller
data
host processor
address
storage unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000352373A
Other languages
English (en)
French (fr)
Inventor
John M. Dinwiddie, Jr.
Bobby J. Freeman
Timothy Jackson
William L. Zipoy
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1148265A publication Critical patent/CA1148265A/en
Expired legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Programmable Controllers (AREA)
CA000352373A 1979-07-30 1980-05-21 High performance i/o controller for transferring data between a host processor and multiple i/o units Expired CA1148265A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US6226379A 1979-07-30 1979-07-30
US062,263 1979-07-30

Publications (1)

Publication Number Publication Date
CA1148265A true CA1148265A (en) 1983-06-14

Family

ID=22041315

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000352373A Expired CA1148265A (en) 1979-07-30 1980-05-21 High performance i/o controller for transferring data between a host processor and multiple i/o units

Country Status (5)

Country Link
JP (1) JPS5820060B2 (pt)
AU (1) AU537478B2 (pt)
BR (1) BR8004731A (pt)
CA (1) CA1148265A (pt)
ES (1) ES8104594A1 (pt)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS614157A (ja) * 1984-06-18 1986-01-10 Fuji Elelctrochem Co Ltd アルカリ電池
NO173305C (no) * 1985-07-01 1993-11-24 Honeywell Inc Datasystem

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5080737A (pt) * 1973-11-14 1975-07-01
JPS5360128A (en) * 1976-11-10 1978-05-30 Nippon Telegr & Teleph Corp <Ntt> Cycle steal data transfer system
US4131940A (en) * 1977-07-25 1978-12-26 International Business Machines Corporation Channel data buffer apparatus for a digital data processing system
JPS569826A (en) * 1979-07-06 1981-01-31 Hitachi Ltd Channel controller

Also Published As

Publication number Publication date
AU537478B2 (en) 1984-06-28
JPS5621221A (en) 1981-02-27
ES493787A0 (es) 1981-04-01
JPS5820060B2 (ja) 1983-04-21
ES8104594A1 (es) 1981-04-01
BR8004731A (pt) 1981-02-10
AU5908080A (en) 1981-02-05

Similar Documents

Publication Publication Date Title
US4371932A (en) I/O Controller for transferring data between a host processor and multiple I/O units
US4309754A (en) Data interface mechanism for interfacing bit-parallel data buses of different bit width
US4417304A (en) Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4479179A (en) Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
EP0099620B1 (en) Memory controller with data rotation arrangement
US4365294A (en) Modular terminal system using a common bus
US4641262A (en) Personal computer attachment for host system display station
EP0288649B1 (en) Memory control subsystem
US4648029A (en) Multiplexed interrupt/DMA request arbitration apparatus and method
US4803623A (en) Universal peripheral controller self-configuring bootloadable ramware
US4870566A (en) Scannerless message concentrator and communications multiplexer
US4535404A (en) Method and apparatus for addressing a peripheral interface by mapping into memory address space
US3996564A (en) Input/output port control
KR19990022950A (ko) Ｐｃｉ－ｐｃｉ 브리지를 집적화한 ｉ／ｏ 프로세서의 구조
US6003122A (en) Direct memory access controller
US4509115A (en) Two-port memory controller
JP2002278921A (ja) 異なるバス獲得プロトコルを有するバス・マスタ間を調停するための方法及びシステム
EP0173070A2 (en) Error detection, isolation and recovery apparatus for a multiprocessor array
US4400772A (en) Method and apparatus for direct memory access in a data processing system
JP2000211210A (ja) 複合機器の制御装置及び方法
JPH0142415B2 (pt)
CA1148265A (en) High performance i/o controller for transferring data between a host processor and multiple i/o units
US4761735A (en) Data transfer circuit between a processor and a peripheral
EP0023266B1 (en) High performance i/o controller for transferring data between a host processor and multiple i/o units
KR950014184B1 (ko) 직접 메모리 엑세스 제어 장치

Legal Events

Date Code Title Description
MKEX Expiry