CA1143854A - Apparatus for interconnecting the units of a data processing system - Google Patents

Apparatus for interconnecting the units of a data processing system

Info

Publication number
CA1143854A
CA1143854A CA000347509A CA347509A CA1143854A CA 1143854 A CA1143854 A CA 1143854A CA 000347509 A CA000347509 A CA 000347509A CA 347509 A CA347509 A CA 347509A CA 1143854 A CA1143854 A CA 1143854A
Authority
CA
Canada
Prior art keywords
data
instruction
bus
interconnection
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000347509A
Other languages
English (en)
French (fr)
Inventor
Paul Binder
David A. Cane
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of CA1143854A publication Critical patent/CA1143854A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
CA000347509A 1979-03-12 1980-03-12 Apparatus for interconnecting the units of a data processing system Expired CA1143854A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US1935079A 1979-03-12 1979-03-12
US019,350 1979-03-12

Publications (1)

Publication Number Publication Date
CA1143854A true CA1143854A (en) 1983-03-29

Family

ID=21792732

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000347509A Expired CA1143854A (en) 1979-03-12 1980-03-12 Apparatus for interconnecting the units of a data processing system

Country Status (5)

Country Link
JP (1) JPS55134470A (enrdf_load_stackoverflow)
CA (1) CA1143854A (enrdf_load_stackoverflow)
DE (1) DE3009530A1 (enrdf_load_stackoverflow)
FR (1) FR2451600B1 (enrdf_load_stackoverflow)
GB (1) GB2044499B (enrdf_load_stackoverflow)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4381542A (en) * 1980-10-20 1983-04-26 Digital Equipment Corporation System for interrupt arbitration
DE3126384C2 (de) * 1981-07-03 1983-04-21 Siemens AG, 1000 Berlin und 8000 München Prioritätsauswahleinrichtung
US4719567A (en) * 1982-04-29 1988-01-12 Motorola, Inc. Method and apparatus for limiting bus utilization
AU564271B2 (en) * 1983-09-22 1987-08-06 Digital Equipment Corporation Retry mechanism for releasing control of a communications path in a digital computer system
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
US4941083A (en) * 1987-05-01 1990-07-10 Digital Equipment Corporation Method and apparatus for initiating interlock read transactions on a multiprocessor computer system
US5341510A (en) * 1987-05-01 1994-08-23 Digital Equipment Corporation Commander node method and apparatus for assuring adequate access to system resources in a multiprocessor
US4858116A (en) * 1987-05-01 1989-08-15 Digital Equipment Corporation Method and apparatus for managing multiple lock indicators in a multiprocessor computer system
EP0397778B1 (en) * 1988-01-27 1995-12-13 Storage Technology Corporation An early start mode method and apparatus
JPH02306355A (ja) * 1988-10-25 1990-12-19 Apollo Computer Inc バスロックシステム
US5167022A (en) * 1988-10-25 1992-11-24 Hewlett-Packard Company Multiprocessor bus locking system with a winning processor broadcasting an ownership signal causing all processors to halt their requests
US5175829A (en) 1988-10-25 1992-12-29 Hewlett-Packard Company Method and apparatus for bus lock during atomic computer operations

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
US3710324A (en) * 1970-04-01 1973-01-09 Digital Equipment Corp Data processing system
NL7300218A (enrdf_load_stackoverflow) * 1973-01-08 1974-07-10
US3999163A (en) * 1974-01-10 1976-12-21 Digital Equipment Corporation Secondary storage facility for data processing systems
US4000485A (en) * 1975-06-30 1976-12-28 Honeywell Information Systems, Inc. Data processing system providing locked operation of shared resources

Also Published As

Publication number Publication date
JPS6119062B2 (enrdf_load_stackoverflow) 1986-05-15
GB2044499B (en) 1983-11-16
FR2451600B1 (fr) 1987-03-20
DE3009530A1 (de) 1980-09-25
DE3009530C2 (enrdf_load_stackoverflow) 1990-06-13
GB2044499A (en) 1980-10-15
FR2451600A1 (fr) 1980-10-10
JPS55134470A (en) 1980-10-20

Similar Documents

Publication Publication Date Title
US4488217A (en) Data processing system with lock-unlock instruction facility
EP0535696B1 (en) Apparatus for avoiding processor deadlock in a multiprocessor system
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
US4500958A (en) Memory controller with data rotation arrangement
US3959775A (en) Multiprocessing system implemented with microprocessors
EP0166341B1 (en) Multiprocessor system with fast path means for storage accesses
US5455916A (en) Method for performing inter-unit data transfer operations among a plurality of input/output bus interface units coupled to a common asynchronous bus
US4961140A (en) Apparatus and method for extending a parallel synchronous data and message bus
CA1165458A (en) Interface for controlling information transfers between main data processing system units and a central subsystem
US4381542A (en) System for interrupt arbitration
CA1158737A (en) Shared synchronous memory multiprocessing arrangement
EP0172493B1 (en) Information processing system
EP0535822B1 (en) Methods and apparatus for locking arbitration on a remote bus
CA1143854A (en) Apparatus for interconnecting the units of a data processing system
EP0139563B1 (en) Control mechanism for multiprocessor system
CA1241762A (en) Interrupt mechanism for multi-microprocessing system having multiple busses
US4509115A (en) Two-port memory controller
US4695944A (en) Computer system comprising a data, address and control signal bus which comprises a left bus and a right bus
US4236203A (en) System providing multiple fetch bus cycle operation
US4245303A (en) Memory for data processing system with command and data buffering
CA1145001A (en) Data processing system having centralized bus priority resolution
JPH0736156B2 (ja) 命令の先取り実行機構を備える、複数のマイクロプログラム制御式装置を備えるプロセッサ
EP1190331B1 (en) Minimizing use of bus command code points to request the start and end of a lock
EP0479229B1 (en) Minimum contention multiprocessor dual bus system
CA1143853A (en) Busy indicating arrangement for bus in a data processing system

Legal Events

Date Code Title Description
MKEX Expiry