CA1109128A - Circuits logiques ternaires avec circuits integres cmos - Google Patents
Circuits logiques ternaires avec circuits integres cmosInfo
- Publication number
- CA1109128A CA1109128A CA357,109A CA357109A CA1109128A CA 1109128 A CA1109128 A CA 1109128A CA 357109 A CA357109 A CA 357109A CA 1109128 A CA1109128 A CA 1109128A
- Authority
- CA
- Canada
- Prior art keywords
- ternary
- type
- input
- tri
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA357,109A CA1109128A (fr) | 1977-05-06 | 1980-07-25 | Circuits logiques ternaires avec circuits integres cmos |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA277,906A CA1100196A (fr) | 1976-05-19 | 1977-05-06 | Circuits logiques ternaires a circuits integres cmos |
CA357,109A CA1109128A (fr) | 1977-05-06 | 1980-07-25 | Circuits logiques ternaires avec circuits integres cmos |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1109128A true CA1109128A (fr) | 1981-09-15 |
Family
ID=25668506
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA357,109A Expired CA1109128A (fr) | 1977-05-06 | 1980-07-25 | Circuits logiques ternaires avec circuits integres cmos |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA1109128A (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2510129C1 (ru) * | 2012-09-24 | 2014-03-20 | Сергей Петрович Маслов | Троичный d-триггер (варианты) |
CN111628763A (zh) * | 2020-06-19 | 2020-09-04 | 杭州电子科技大学 | 基于忆阻器的三值编码器电路 |
-
1980
- 1980-07-25 CA CA357,109A patent/CA1109128A/fr not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
RU2510129C1 (ru) * | 2012-09-24 | 2014-03-20 | Сергей Петрович Маслов | Троичный d-триггер (варианты) |
CN111628763A (zh) * | 2020-06-19 | 2020-09-04 | 杭州电子科技大学 | 基于忆阻器的三值编码器电路 |
CN111628763B (zh) * | 2020-06-19 | 2023-11-07 | 杭州电子科技大学 | 基于忆阻器的三值编码器电路 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4037089A (en) | Integrated programmable logic array | |
US4107549A (en) | Ternary logic circuits with CMOS integrated circuits | |
US4710650A (en) | Dual domino CMOS logic circuit, including complementary vectorization and integration | |
Mouftah et al. | Design of ternary COS/MOS memory and sequential circuits | |
JPH0370249B2 (fr) | ||
US5041740A (en) | Parallel clocked latch | |
US4157589A (en) | Arithmetic logic apparatus | |
JPS631779B2 (fr) | ||
US3679913A (en) | Binary flip-flop employing insulated gate field effect transistors and suitable for cascaded frequency divider operation | |
US4749886A (en) | Reduced parallel EXCLUSIVE or and EXCLUSIVE NOR gate | |
US4644185A (en) | Self clocking CMOS latch | |
US3953746A (en) | Selector latch gate | |
JPH0691426B2 (ja) | 論理回路装置 | |
US3638036A (en) | Four-phase logic circuit | |
US3513329A (en) | N-nary counter | |
CA1109128A (fr) | Circuits logiques ternaires avec circuits integres cmos | |
US4092522A (en) | 5-Bit counter/shift register utilizing current mode logic | |
US5175753A (en) | Counter cell including a latch circuit, control circuit and a pull-up circuit | |
US4297591A (en) | Electronic counter for electrical digital pulses | |
US3851185A (en) | Blanking circuit | |
CA1109127A (fr) | Circuits logiques ternaires avec circuits integres cmos | |
CA1100196A (fr) | Circuits logiques ternaires a circuits integres cmos | |
US3391342A (en) | Digital counter | |
JPS63156427A (ja) | デコ−ド回路 | |
US4935646A (en) | Fully static CMOS cascode voltage switch logic systems |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |