CA1049146A - Special pen and system for handwriting recognition - Google Patents

Abstract

ABSTRACT OF THE DISCLOSURE

A system enabling automatic identification of a hand written signature is provided. A specimen signature is written with a special pen which will provide as output, signals representing the direction which that pen is moved to produce that signature. This information is converted into direction per unit of time which is stored at a parti-cular address in the memory of a data processing machine.
For verification of such a signature, an individual indicates to the machine, in any suitable manner, the address where his signature is stored in memory, and then proceeds to write his signature again with said pen. The direction per unit of time information which is generated at this time, is compared with the direction per unit of time read out of memory. If there is sufficient correlation, the machine indicates the signature is acceptable. If not, it indicates the signature is not acceptable.

Description

BACKG~OUND OF THE INVENTION
-This invention relates to systems used for signa-ture verification and, more particularly, to improvements therein.
A large amount of effort has been devoted to building systems for providing automatic and infallible sig-nature verification. The parameters measured thus far in-clude measuring the sequence of angles or direction taken by persons signing their signatures with a particular type of pen, measurement of writing pressures exceeding a prede-termined pressure, the size of the characters which are written, and various combinations of these parameters.
Parameters which thus far have not been used in signature verification are direction versus time parameters.

4~4~

OBJECTS AND SUMM~RY OF THE INVENTION

This invention uses the direction versus time parameters for signature verification. An individual whose signature is desired to be verified first signs his name with a special pen which generates signals representative of the instantaneous directions taken by the pen in the course of writing the signature. The direction ~ of writing is derived from vertical and horizontal components Y and X
of the directions, by dividing Y by X and taking the arc tan function. The result of the division is applied to an ana-log to digital (A to D) converter. The A to D converter is clocked so that digital numbers are provided at clock inter-vals, which digital numbers represent a function tan 9, in which ~ indicates the direction being taken by the pen at a particular time. An additional circuit converts the digital numbers representing tan 4 into digital numbers representing -The train of digital numbers corresponding to the ~ values generated during the writing of the signature, are stored in the memory of a computer or data processing machineat a particular address. The individual who has just signed his name is provided with this address. The form in which the address is given to him is determined by the type of in-put to the machine. If the machine has a keyboard entry system, which can be used for indicating an address to the memory for read out, then it is given to him orally. If the address input to the machine is on a punch card or magnetical-ly encoded card, then this will be provided.

For subsequent verification of a signature, the in-.::
dividual inputs the address of his signature into the data x' `"'''~ ` '` "' "
- . . . .. . . .. .

. . .. . , , . . . . , .. . ,,. . :. . . . :: : :... ~

146 ~:
processing machine, and then proceeds to write his name with ~ -the previously indicated special pen. This time, the signa-ture, which is just written, is processed by the data pro-cessing machine in the mannerindicated for the original sig-nature except that it is not stored in memory but rather, it is entered into the machine in the form of a train of digital signals representative of the values of ~ at each clock in-terval. Since writing the second signature within the iden-tical interval as the first signature is almost an impossi- --bility, the data processing machine normalizes the signature ~-~
just written. That is, it spreads the ~ samples over the same interval as the interval taken for the original signa-ture, which interval is also recordedin digital form in mem-ory along with the original signature. The normalized signal is then compared withthe 9 samples read from memory, and if they correlate to an acceptable degree, then the machine indi-cates that the signature is acceptable. Otherwisej it indi-cates that it is not acceptable.
It is also within the scope of this invention to use the X and/or Y versus time signals alone or together with the ~ signals, for signature identification in the man-ner described above for ~ versus time. These components are also considered as indicative of the "direction" taken by the pen at any instant in writing the signature.
More particularly, there is provided: a system for generating signals representative of the direction of motion taken in writing comprising a housing enclosing an elongated member having writing means on one end and light emitting means on the other end, means for movably supporting said elongated member within said housing to enable said other end ''.'.

` ~ 4 ..

. . .

~4S~

on which said light emitting means is mounted to move to a position determined by the direction of motion described by said one end while writing, and photocell means responsive to the light emitted by said light emitting means for gener-ating signals indicative of the direction of motion describedby said one end while writing.

~,, ,"''~ :

,: :
;~, . '. . .:' .:

-4a- ~ :
~",, . ' : .," ' '' : . ;' . . '~ ' ' : ' . .: ' ' . ' , . ', ' ', ' ' , , , . ' . ., ' ~ ~ : : . ' .

~C~4g~6 B:RIEl~ DESC~IPTION `OF THE DRAWINGS
Figure 1 is a drawing illustrating the external appearance of a pen which ~ay be employed with this invention.
Figure 2 is an enlarged cross-sectio~al~eW of the writing and signal generating portion of the pen.
Figure 3 is a block schematic drawiny of the input circuits to a data processing machine, which may be employed with this invention.
Figure 4 is a block schematic drawing exemplary of a circuit arrangement for a data processing machine which is used to verify whether or not a signature is acceptable.
Figure 5 illustrates five ~ versus time curves for five signatures, two of which are forgeries.
Figure 6 shows three 9 versus time curves for three signaturès, one of which is a forgery.
Figure 7 shows three X versus time and three Y versus tlme curves for the signatures shown in Figure 6.
DESCRIPTI~N OF THE PREFERRED EMBODIMENTS
.
Referring now to Figure 1, there may be seen a ;
representation of a pen 10 which may be employea with this invention. The arrangement shown should not be construed as a limitation upon the invention. What is required of the pen which is to be used herein is that, when it is grasped for writing, it must be held so that it will generate vertical and horizontal signals when it is moved correspondingly vertically (toward or away from the writer) or horizontally (left or right). The arriangement shown in Figure 1 is a s~itable arrangement for insuring this. The writing portion 11 of the pen is vertical and the portion 12, which is grasped by the hand when it is aesired to write, joins the writing portion at some suitable angle which is adjustable for the individual although the axis .
.

:. . , ......................... : . .~
. - .. ~ .,, ~ . . .:

104~146 of portion 12 preferably intersects the writing point.
Leads 14 extend from the top of the writing portion within the barrel to apparatus which will be described subsequently -herein.
Figure 2 shows an enlarged cross-section of the vertical or writing portion of the pen. It comprises a ball-point ink cartridge 16, which extends from a housing 18, to afford writing. At a suitable distance from the ball~-point end, there is a ball and socket joint 20, -whereby the ball-point cartridge 16 may be held so that it is free to swivel, to a limited extent, in a direction deter-mined by the motion of the pen when used for writing.
The swivel joint 20 is supported centrally on a shelf 22, which is attached to one end of a spring 24, with which the self carrying the swivel is free to move in a direction to compress the spring when the pen is pushed against paper for the act of writing. The other end of the spring is attached to stationary shelf 26, and when `~
the pen is pressed down for the act of writing, the stationary shelf 26 serves to stop the upward movement of the movable shelf 22.
The movable shelf 22 contains a contact 28. When the movable shelf 22 is moved upward, it is arrested in its motion by the stationary shelf 26, at which time contacts 28 and 30 can make connection. Contact 28 is connected to one side of a power supply 32. Contact 30 is connected to one side of a photodiode 34. The other side of the photodiode is connected to the other side of the ;
power supply 32. A potentiomet~r 36 is connected from said one side of the photodiode 34 to the other side of the ~ -power supply 32. Therefore, when contacts ~8 and 30 close, -6- ~ -.: , ', . '. . , .' ~4~ 6 a Yoltage signal is provided indicative of the fact that the pen has been pressed against paper for the purpose of writing. This signal is taken from a tap on the potentio-meter 36 and is iaentified as a clock enable signal. The light emitting diode 34 is held at the non-writing end of the ball-point cartridge 16. Accordingly, when the pen is pressed on paper for the purpose of writing, the light emitting diode is provided with sufficient current- to enable it to emit light and a voltage is established at the potentio~ t~r 34, which is hereafter ca~led the clock enable signal.
In the upper end of t~e barrel 18, there are-quad-rantially positioned ~our photodiodes respectively designated by reference numerals 46, 47, 48 and 50. The `
leads from these photodiodes are designaed as A, B, C, and D, respectively representative of quadrantial signals A, B, ` ~
C, and D, which are derived therefrom. While the ~ -ph~todiodes are represented separately a signal "quadrant"
type photocell may be used. This is a photocell which has its sensitive surface divided into four quadrants, from which four sepaxate signals may be derived. This is schematically shown in Figure 3.
As the pen is used for writing a signature, and as the ink cartridge 16 pivots in response to the act of writing, the photodiodes will be illuminated, as determined by the angle which the ink cartridge assumes in response to what is being written.
Figure 3 is a block schematic diagram of the input apparatus which may be employed in accordance with thi~
invention for generating X and 'f signals which are converted ~ .
to 4 signals. These may be u5ed to represent a cursive .... . .
. , . . ~, :- -;, : .
''' ' ~ .

91~L6 signature. The four photocells/ 46~ 47, 48, ~nd 50 shown in Figure 2 are conbined into a sin~le quadrantial photocell 52. m e quadrantial photocell 52 has its quadrants aesignated as A, ~, C, and D corresponding to the leads A, B, C, and D shown in Figure 2. These may ~e considered as the quadrantial areas which, when illuminated by the light emitting diode, provide output signals A, ~, C, and D. ~
Effectively, the photocell 52 may be considered as represent- ~ -ing a top view of the barrel 18, showing the regions covered by four photodiodes positioned therein. -~ Signal A, from the photodiode 48, is applied to adders 54 and 56. Signal B, from photodiode 46, is applied to adders 58 and 56. The D signal, which is derivea from photodiode 50, is applièd to adders 58 and 60. The C signal, which is derived from the fourth photodiode, is applied to ~ -adders 54 and 60.
The output of adder 58, which is ~B ~ D), is applied to a subt~actor 62, from which is subtracted the output of adder 54, (A + C). m e output of subtractor 62 is a signal ~
representative of motion in the X direction. ~ ~;
The output of adder 56, (A ~ B), is applied to a subtractor 64 to which there is also applied the output of .::
adder 60, (C ~ D). m e output of subtractor 64 is a signal representative of motion in the Y direction.
The output of the subtractors 62 and 64, is applied to a divide~ 66, whose output (Y/X) is the tangent of the angle 4. This output is applied to an analog to digital converter 68, which converts the analog value of the tan-.. . ...
gent of ~ to a digltal value. This A to D converter is ~ ;
only enabled to sample the outputs of the divider when it ~-.. .... .. .
receives clock pulses through an AND gate 71 from a clock pulse source 70. AND gate 71 is enabled in the presence ~ .

.. , . - ., -: : . .
: .- . .. , . : .:
.... , . - , . . " . ,.
.. ., ,, : , : . .: . . .' .
.. .. . . . . ..

1(~149~6 of a clock enable signal from potentiometer 34. The clock pulse source is enabled only while it is receiving the set output of a flip flop 72. The clock enable signal sets flip flop 72. The clock enable signal also sets a flip flop 73. This flip flop 73 stays set until the clock enable signal is turned off, by reason of the pen being lifted from the paper. When this happens, an inverter 75 output goes high and is applied to an AND gate 77. The next clock pulse, which is also applied to AND gate 77, resets flip flop 73. The reset output of flip flop 73 is applied to a delay circuit 79. The duration of the delay provided should be just long enough for "pen up" situations to allow ;~
for crossing tls or dotting i's. This can be on the order of a fraction of a second to a few seconds. During the "pen up" interval no 9 samples are taken and zeroes are entered into the system. It may be desirable to stop counting during "pen up" intervals. In this event, the counter 74 may also be driven by the output of gate 71, instead directly from the clock pulse source 70, as shown. If the clock enable signal occurs before the end of the delay period, flip flop 73 is once again set and nothing further happens. If no clock enable signal occurs before ~e end of the delay period, then the output of the delay circuit 79 is applied to an AND ~ -gate 81. The enabling input to this AND gate is the output of the inverter 75, when there is no clock enable signal applied to its input. This results in an output from AND
gate 81, which resets flip flop 72.
At the time that the clock pulse source 70 is turned on by flip flop 72, its output is applied not only to the A to D converter to enable it to sample the output of the divider 66 during clock pulse intervals, but also its output is applied to a counter 74. The purpose of the ~ID491~6 counter is to count the number of samples which are taken by counting t~e num~er of clock pulses ~h~c~ occur over the entire ~nterval or duration of t~e writing of ~he signature which is sought ~o ~e identified. At the end of this interval, when the clock enable signal across resistor 44 terminates, flip-flop 72 is reset in the manner previously described. Flip-flop 72 reset output enables a plurality of gates 76, whereby they can transfer the count of the counter 74 at that time in~o a suita~le buffer store in the data processing portion of this l'nvention. Within a suitable delay interval, sufficient for the transfer of this count to take place, the output of a delay circuit 78, to which the reset output of flip flop 72 ~s applied, resets the counter 74 to its initial state. ~ ; i The output of the A to D converter and the X and Y signals are applied to a circuit 80 for converting these digital numbers, representing tan ~, to a digital number representing the angle B. The output of this tan to ~ generating circuit, 80, is applied to the data processing portion of this invention. The circuit 80 may be one of the well known read only memory types used in calculators for converting data in the ~orm of a number indicative of tan ~ to a number indicative of 0.
Prior to writing a signature for verification, the individual who desires his siynature to be verified, enters an address number, either into a keyboard 82, which is then used to apply the address code to the data processing portion of the -machine, or, he is pro~ided with a punched card, or magnetic card, which is inserted into a card reader 84~ Its output then applies the address code to the data processing portion of the i`nvention.
Figure 4 is a block schematic diagram of the data processing portion of this invention. A memory system 86, which may ~e any of the well known content addressable memories, has -10- ' ''.'"'""',' ~ " '';, ,"" ',' ', ' ' ' '," ,' ''' ' " ~,' 'i ' " ' ' '. ' . . , .. i : : . , .

~L~49~6 previously stored therein- a sa~ples which are obtained in the manner wh~c~ fias been descr~bed, to~ether ~i`th a number representative of the output of a counter, such as 74, indicati~e Gf the num~er of ~ samples which have been taken. These samples and their associated count numbers are stored in loca-tions in the memory system whose address is yiven to the indi-~idual whose signature is to be verified. The address, which has been entered, either by way of a keyboard or a card reader, is entered into the memory address system 88, of the memory system, in response to which the ~ samples and the associated number are read out from the location addressed into a memory read out storage device 90, which can be any of the well known ~uffer storage devices. The information is then restored into t~e memory, if the memory is one of the type, such as magnetic core memory, which requires rewriting of the information which has just been read out, if it is to be maintained in store. The ~ data is also transferred from the memory read out store device into a ~ shift register 92. The assocaated count number is also transferred into a clock time register 94.
The output of the tan to ~ generator 80 is entered into a ~ shift register 96. Signals from the clock pulse source 70, are applied to a "shift clock in" generator 98, to enable the transfer of these samples into the ~ shift register 96.
The output- of the gates 76, are entered into a buffer store 100. .This represents the number of ~ samples which have been taken.
The delayed reset output of the flip flop 72, is applied to an OR gate 102, whose output is applied to a counter 104. In response to the output of the OR gate 102, counter 104 ~s set into its number "one~ count state.
The output of the buffer store 100, which is a digital number representative of the number of ~ samples in the shift ., ., : . . . . . . . . . .
"',' """, ".' ,'''' ' ' ', ' ' ' ~" ,' ~ '' ' ,, :,. ' ., . . ,. , :.' .. ;

~49~6 register 96, is converted into an analog value ~y a D to A con-verter 106. Tfie output of the D to A con~erter 106 is applied to a voltage controlled osc~llator 108. The output of the ~oltage controlled oscillator, which comprises a train of signals ~hose frequency is determined by the count received from the counter 74, is converted to shift pulses by a "shift clock out"
generator 110. The purpose of the "shift clock out" generator 110 is to shift the ~ samples out of the same end stage of the sh~ft reg;stex 96 as the one into which they were entered, over tfie same interval as was used for entering these ~ samples. In ~tfier words, shift register 96 is a reversable shift register of the well known type, which permits data ~o be entered into or removed from the same stage at one end of the shift register.
The Hshift clock out" generator 110 is enabled in response to t~e one count of the counter 104.
A "shift clock in" circuit 112 is also enabled in response to the one aount of the counter 104. It applies shift clock pulses to a "normalize ~ shift register" 114. The frequency of the shift clock pulses which are applied is determined by the number which is stored in the clock time register 94, which it will be recalled, is the number represen-tative of the ~ samples taken at the time the original signature was written. The output of the clock time register 94 is applied to a D to A converter 116. The output of the D to A converter, w~ich is a voltage representative of this number, is applied to a voltage controlled oscillator 118. The output of the voltage controlled oscillator is applied to the ~shift clock in" circuit 112 which converts the input into a shift clock pulse train haying a frequency determined by the number in the clock time ~egister.
Zero sensor gates 120 are connected to the ~ shift ~eg~sters 96 stages. When the zero sensor gates, in response to : ...

. .
.- , , . : . .,, . , :
.. , . . : . .
.
., , ~ . .

9~L~L6 the one count of the c~unter 10~, are e~abled to sense that the sh~ft reg~ster ~s empty, or ~as reac~ed zero state, t~e gates apply an output signal to the OR gate 102. The output of OR
gate 102 then enables the counter 104 to advance to its second count state. Zero sensor gates are well known and may constitute no more than an AND gate for each stage of the shift register.
The outputs of all of these are connected to a single AND gate or to a cascade of AND gates diminishing to a single AND gate, which produces an output only when all of the AND gates attached to its input are enabled. There are alternative ways to deter-mine when the shift register is empty, such as using a counter and sensing when its count equals the number of samples in the ~egister, thus, the system described should be regarded as exemplary and not limiting.
Trom the foregoing description, it should be understood --that the ~ shift register 96 is transferring its contents out at the same clock rate at which they have been introduced. However, t~e normalized ~ shift register 114 is inputting these samples at the same clock rate, and with the same number of clock pulses as was used with the original signature, which was stored in memory. Therefore, on the assumption that the signature to be ~erified was written faster than the original signature, a . . .
number of the ~ samples coming out of the shift register 96 will be repeatedly entered into the shift register 114. Thus, the shorter second signature is effectively spread over the same interval as the longer (in time) original or verification signature. If a sufficient number of samples is taken in both ~nstances, this has the effect of interpolating the ~ samples.
If the orîginal or verification signature has been Wr-'tten ~n a shorter interval than the signature sought to be ver~fied, then a numBer of sample~ in the sîgnature sought to ~e Yerl'f~ed are dropped. Again, if a sufficient number of samples , . . . ~ , . .

. '."''','' ~.'~ " ' '" ','" i'','', " ' " " '' " , ' ' ". "''' ~' ' 1~9L93L46 are taken in the fIrst place, this is of no consequence. In e~fect t~erefore, t~e process just described normali~es the signature W~052 ver~f~ca~ion is sought so that it has the same number of samples as the original signature with which ver-~fication is sought. ~ -It should be noted, however, that if there is too great a departure between the time intervals over which an original signature and a verification signature are written, the normalization procedure described does cause invalidation of the signature to be verified. -When the zero sensor 120 causes counter 104 to as~ume ~ts second count state, which is at the end of the normalization interval, the "shift clock in" circuit 112 is disenabled and the ~shift clock out" circuit 122 is enabled. The output frequency of the "shift clock out" circuit 122 is determined by the output of the voltage controlled oscillator 118, which occurs at a frequency determined by the number in the clock time register 94. The output of the "shift clock out" circuit 122 is applied -to the ~:shift register 92, containing the original ~ samples,

2~ and also to the normalize B shift register 11~. Both shift egisters shift their contents out in the direction which is in reverse to the one into which they were introduced into these respective shift registers. The outputs from these two shift registers are entered into a digital subtractor circuit 124, whose outputs oonstitute numbers whose values indicate one by one how close the a samples are correlated with one another.
The successive outputs from the subtractor circuit 124 are introduced into a s~uarer circuit 126. The successive squarer circuit outputs are applied to a summer circuit 128 which adds ~ ;all of its inputs. The summer circuit 128 totals all of its ~'nputs and applied the sum to gate 130. These gates are enabled when counter 104 reaches it~ ~count three~ state to apply its , , , ' .
: , .- . ~, . . .
'' , ' ' ~:
~.

~049~46 outputs to another subtractor circuit 132 to have subtracted therefrom a number representative of an acceptable correlation.
This num~er is pro~ided by a standar~ number source 134. This can be a register containing a standard number, which is applied to the subtractor 132.
The output of the subtractor 133 is a negative number if the signature being verified is acceptable. If it is not, then the output is a positive number. This output is applied to a display device 136 which senses, or displays the output of subtractor 133 to indicate an acceptance or rejection of the signature sought to be vPrified.
Zero sensor gates 132 sense when the ~ shift register has reached a ~ero state, or when it has transferred out its contents. At this time, zero sensor gates 132 output is applied to the OR gate 102 whose output then causes the counter 104 to go into its number three count state. This resets the buffer store lD0. This count can also be used to reset any of the other circuits which may require resetting.
It should be appreciated that each of the ~ samples may be multi-bit digital numbers. Accordingly, the shift registers shown in Figure 4 represent parallel shift registers, ~equired for parallel storing and processing the bits of the multi-bit sample numbers.
It should also be appreciated that the system shown herein for signature verification may be carried out by a properly programmed general purpose computer.
While the foregoing system has been described as deriving 6 samples and using them for verification, it is also noteworthy, and to ~e considered to be ~ithin the scope of this invention, that X and/or Y samples may also be used for signature ~erification~ The structure described herein for ~ sample c~nparis~n may be used for X and Y sample comparison, except in .. . . . . . . . . ..
. . . . , , , . . , . , ~ . ............................ . . .
- . . . . ....... : .: . : - : . , . -' ,:: '' ' .- ' ',' :',, ,''. ''"' ',"'': ~ ' ' ' ' ' ~9~46 :

that case t~at divider 66 and tan~ent to B ~éneXator 80 shown in ~igure ~ may be om~tted. E~ther t~e ~ output of subtr~ctor 62 or the Y ou~put of su~tractor 64 may be applied to the A to D converter 68. The A to D converter output is applied to the buffer store 96. The memory system 86 will store either X or Y samples, plus clock time, of an original signature, depending on which one is being employed. If it is desired to use X, Y, and ~ samples in any combination for verification then the equipment must be duplicated or triplicated depending on the number of variables used, or time shared. It should be under-stood that by the direction of a signature line, it is intended to mean ~, or X or Y, or a combination thereof. In the case of long signatures, and to simplify the size of the equipment requ~red, a signature may be broken down into parts of several letters each, and a verification conducted for each of the parts in sequence.
Figure 5 is shown to illustrate how, despite signature similarity, the comparison of ~ can detect forgeries. Figure 5 shows three repetitions of the name "Rob" as written by Rob, . . .
and two forgeries. The first signature was stored as a master.

Ihe second and third signatures by Rob correlated with the master with values 0.89 and 0.83 respectively. The forgeries correlated with values of 0.44 and 0.40~ The five graphs adjacent to the signatures are plots of ~ samples versus time. ~-The signatures represented have all been normalized. By sighting along the drawing, it can be seen that the signatures Rob have a strong relation, one to the other, although there are some differences in timing. It should also be noted that although the two forgeries are structurally similar to the master, there ~s a large variation in interval timing; a5 noted by t~e p~sitions of the abrupt transitions. Normalization would not make up for this defec~

. '' , ' ~ , ' : , , ,' :.' ~ ', ' ~1~49~L6 ~l~ure 6 sho~s another m~ster, test and f~r~ery "Rob~' s~gnature, as well as an ~u, UTu, and UFU curve of ~ versus time ~erived t~erefrom~ The two authentic ~Ro~ signatures correlate at a value of 0.61 as compared with the 0.89 and 0.83 ~alues previously. By sighting along the drawing, it is seen that this relatively low correlation of the test signature results from internal variations in velocity in writing these two samples even though the two signatures are otherwise quite similar. The forgery correlates with a maximum value of 0.49.
It should be noted that the forgery is structurally fairly similar to the master, but has greater variation in inner velocity that does the test signature.
Correlation values for the signatures were also taken for X and Y along the coordinate axes noted in Figure 6. It is interesting to note that the correlation between master and test signatures increased from 0.63 for 0 to 0.80 when X or Y alone were considered, and decreased from 0.49 to 0.40 for X or Y when correlation between master and forgery signatures was made.
Since ~ = arc tan (Y/X), a complex interaction can be expected.
Figure 7 shows curves of the respective X and Y signals versus time for the M, T and F signat~res shown in Figure 6.
Comparing the M, T and F curves for X at time Tl and then for Y, one sees that there is a greater correlation between M, F and T
for X than there is for Y. The point Tl corresponds to a cusp of the letter "R" of the master signature. This would seem to indicate that Y correlation is more sensitive to timing variations of cusps oriented along the Y axis, than X correlation.
At tLme T2 by contrast, the X values of the M and T
signatures are much different while the Y values are approxi~
mat~equal. Thus, the value of the Y correlation here is less than that of X, as contrasted to the situation at Tl. Thus, one might preferrably use both X and Y for optimizing verification : :
.
' ', ", , ' , ' ', ,' '~ ' ' ' , 1~9~6 in addition to ~. .
There has accordingly been described and shown herein a novel and useful signature verification system.

~'"'~'.. . ', ',:' ' ~

... . ~

'~ ~
~ ' ~
,. ' ' ' -18- ~ .

-;. ,, ~ . . .
.. , .,, . : . . ; ' , -, . . ~. . .. . .

., : . .. . .

Claims (7)

THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE
PROPERTY OR PRIVILEGE IS CLAIMED, ARE DEFINED AS FOLLOWS:

1. A system for generating signals representative of the direction of motion taken in writing comprising a housing enclosing an elongated member having writing means on one end and light emitting means on the other end, means for movably supporting said elongated member within said housing to enable said other end on which said light emitting means is mounted to move to a position deter-mined by the direction of motion described by said one end while writing, and photocell means responsive to the light emitted by said light emitting means for generating signals indicative of the direction of motion described by said one end while writing.

2. A system for generating signals as recited in Claim 1 wherein said photocell means includes means for generating at least four separate signals, one for each quad-rant illuminated by said light emitting means.

3. A system as recited in Claim 2 wherein there is further included means for adding a first and second of said four signals for generating a fifth signal, means for adding a second and third of said four signals for generating a sixth signal, means for adding said first and third signals for generating a seventh signal, means for adding said second to said fourth signals for generating an eighth signal, means for subtracting said fifth signal from said sixth signal for producing an X direction signal where said X direction signal represents a component of motion in one direction, and means for subtracting said seventh signal from said eighth signal to produce a Y direction signal where said Y direction signal represents a component of motion orthogonal to said component of motion in said one direction.

4. A system as recited in Claim 3 wherein there is included means for dividing said Y direction signal by said X direction signal to produce a tan .theta. signal, and means to convert said tan .theta. signal to a .theta. signal wherein .theta. represents the angular direction of motion.

5. A system as recited in Claim 1 wherein said means for movably supporting said elongated member within said housing comprises a ball and socket joint, and said photocell means comprises four photocell means positioned within said housing for generating a sepa-rate signal for each quadrant illuminated by said light emit-ting means.

6. A system as recited in Claim 1 wherein there is included switch means for enabling said light emitting means to emit light only when said writing means on said one end of said elongated member is used for writing.

7. A system as recited in Claim 1 wherein said means for movably supporting said elongated member within said housing includes resilient means for enabling a prede-termined amount of motion of said elongated member along the axis of said elongated means when said writing means is applied to a surface for writing, and switch means operated when said elongated member has moved said predetermined amount of motion when said writ-ing means is applied to a writing surface for writing for enabling said light emitting means to become operative.