BR9808245A - Processos e aparelhos para armazenar um item de dados na memória de depósito em um sistema de computador, e, de substituição de dados de depósito para uso em um sistema de computador - Google Patents

Processos e aparelhos para armazenar um item de dados na memória de depósito em um sistema de computador, e, de substituição de dados de depósito para uso em um sistema de computador

Info

Publication number
BR9808245A
BR9808245A BR9808245-0A BR9808245A BR9808245A BR 9808245 A BR9808245 A BR 9808245A BR 9808245 A BR9808245 A BR 9808245A BR 9808245 A BR9808245 A BR 9808245A
Authority
BR
Brazil
Prior art keywords
data
deposit
data item
memory
computer system
Prior art date
Application number
BR9808245-0A
Other languages
English (en)
Inventor
Per Liedberg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of BR9808245A publication Critical patent/BR9808245A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Advance Control (AREA)

Abstract

<B>"PROCESSOS E APARELHOS PARA ARMAZENAR UM ITEM DE DADOS NA MEMóRIA DE DEPóSITO EM UM SISTEMA DE COMPUTADOR, E, DE SUBSTITUIçãO DE DADOS DE DEPóSITO PARA USO EM UM SISTEMA DE COMPUTADOR"<D>. Técnicas de substituição de dados de depósito permitem desempenho melhorado em um sistema de computador tendo uma unidade de processamento central (CPU),uma memória de depósito e uma memória principal, onde a memória de depósito tem uma pluralidade de itens de dados armazenados nela. As técnicas de substituição de dados de depósito incluem associação de um valor de prioridade com cada um dos itens de dados armazenados, onde para cada item de dados, o valor de prioridade é uma estimativa de quanto tempo de perda de velocidade da CPU ocorrerá se uma tentativa é feita para recuperar o item de dados da memória de depósito quando o item de dados não está armazenado na memória de depósito. Quando uma entrada de depósito deve ser substituída, os valores de prioridade são analisados para determinar um valor mais baixo de prioridade. Um dos itens de dados que tem o mais baixo valor de prioridade é selecionado e substituído por um item de dados de substituição. O valor de prioridade de um item de dados pode ser determinado, como uma função de quantas outras instruções foram buscadas e armazenadas em uma memória de carregamento entre um intervalo de tempo definido por início e término de recuperação do item de dados da memória principal, onde execução da outra instrução é dependente de completar recuperação do item de dados. Em outros aspectos da invenção, os valores de prioridade de entradas de depósito podem periodicamente serem abaixados a fim de melhorar a relação de sucesso de depósito, e pode também ser reiniciada sempre que o tempo de dados associado esta acessado, a fim de garantir retenção de itens de dados valiosos no depósito de dados.
BR9808245-0A 1997-03-14 1998-03-13 Processos e aparelhos para armazenar um item de dados na memória de depósito em um sistema de computador, e, de substituição de dados de depósito para uso em um sistema de computador BR9808245A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/818,340 US5943687A (en) 1997-03-14 1997-03-14 Penalty-based cache storage and replacement techniques
PCT/SE1998/000454 WO1998041923A1 (en) 1997-03-14 1998-03-13 Penalty-based cache storage and replacement techniques

Publications (1)

Publication Number Publication Date
BR9808245A true BR9808245A (pt) 2000-05-16

Family

ID=25225309

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9808245-0A BR9808245A (pt) 1997-03-14 1998-03-13 Processos e aparelhos para armazenar um item de dados na memória de depósito em um sistema de computador, e, de substituição de dados de depósito para uso em um sistema de computador

Country Status (9)

Country Link
US (1) US5943687A (pt)
EP (1) EP0966710B1 (pt)
JP (1) JP2001515624A (pt)
CN (1) CN1149486C (pt)
AU (1) AU6430098A (pt)
BR (1) BR9808245A (pt)
CA (1) CA2283323A1 (pt)
DE (1) DE69816044T2 (pt)
WO (1) WO1998041923A1 (pt)

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6266742B1 (en) * 1997-10-27 2001-07-24 International Business Machines Corporation Algorithm for cache replacement
US6792600B1 (en) * 1998-05-14 2004-09-14 International Business Machines Corporation Method and apparatus for just in time compilation of instructions
US6219827B1 (en) * 1998-03-12 2001-04-17 Hewlett-Packard Company Trace ranking in a dynamic translation system
US6385699B1 (en) * 1998-04-10 2002-05-07 International Business Machines Corporation Managing an object store based on object replacement penalties and reference probabilities
US6539382B1 (en) * 1999-04-29 2003-03-25 International Business Machines Corporation Intelligent pre-caching algorithm for a directory server based on user data access history
US6378044B1 (en) * 1999-09-22 2002-04-23 Vlsi Technology, Inc. Method and system for cache replacement among configurable cache sets
US6601143B1 (en) * 1999-09-25 2003-07-29 International Business Machines Corporation Self-adapting cache management method and system
AU2001264989A1 (en) * 2000-05-25 2001-12-03 Exent Technologies, Inc. Disk caching
US20050091511A1 (en) * 2000-05-25 2005-04-28 Itay Nave Useability features in on-line delivery of applications
US6801883B1 (en) 2000-06-02 2004-10-05 Unisys Corporation Code type control of caching parameters
US6826599B1 (en) 2000-06-15 2004-11-30 Cisco Technology, Inc. Method and apparatus for optimizing memory use in network caching
WO2002003207A1 (en) * 2000-06-30 2002-01-10 Koninklijke Philips Electronics N.V. Data processing apparatus with a cache memory and method of using such an apparatus
US6681298B1 (en) * 2000-07-12 2004-01-20 Powertv, Inc. Hypertext markup language cache system and method
US6748492B1 (en) * 2000-08-07 2004-06-08 Broadcom Corporation Deterministic setting of replacement policy in a cache through way selection
US7058771B2 (en) * 2001-11-21 2006-06-06 Reno System and method for managing memory in a surveillance system
US8190530B2 (en) 2002-01-30 2012-05-29 Visa U.S.A. Inc. Method and system for providing multiple services via a point-of-sale portal architecture
US6769785B1 (en) * 2002-03-14 2004-08-03 Acuity Brands, Inc. Edge connectable lighting fixture assembly
KR101046320B1 (ko) * 2002-05-10 2011-07-05 인터디지탈 테크날러지 코포레이션 무선 링크 제어 재전송을 지원하기 위해 프로토콜 데이터 단위의 재전송의 순위 지정을 하는 시스템 및 방법
US6996688B2 (en) * 2003-03-11 2006-02-07 International Business Machines Corporation Method, system, and program for improved throughput in remote mirroring systems
US7035978B2 (en) * 2003-03-11 2006-04-25 International Business Machines Corporation Method, system, and program for policies for improving throughput in remote mirroring systems
US7073027B2 (en) * 2003-07-11 2006-07-04 International Business Machines Corporation Methods, systems and computer program products for controlling caching of distributed data
US7085895B2 (en) * 2003-09-05 2006-08-01 International Business Machines Corporation Apparatus, system, and method flushing data from a cache to secondary storage
US7177984B1 (en) * 2004-04-16 2007-02-13 Apple Computer, Inc. Cache management using historical access information
JP2006065805A (ja) * 2004-08-30 2006-03-09 Canon Inc 画像処理装置及び制御方法
US7490197B2 (en) 2004-10-21 2009-02-10 Microsoft Corporation Using external memory devices to improve system performance
US20060090034A1 (en) * 2004-10-22 2006-04-27 Fujitsu Limited System and method for providing a way memoization in a processing environment
US7376792B2 (en) * 2005-08-17 2008-05-20 International Business Machines Corporation Variable cache data retention system
US8914557B2 (en) 2005-12-16 2014-12-16 Microsoft Corporation Optimizing write and wear performance for a memory
US7461210B1 (en) * 2006-04-14 2008-12-02 Tilera Corporation Managing set associative cache memory according to entry type
US7899994B2 (en) * 2006-08-14 2011-03-01 Intel Corporation Providing quality of service (QoS) for cache architectures using priority information
US8065505B2 (en) * 2007-08-16 2011-11-22 Texas Instruments Incorporated Stall-free pipelined cache for statically scheduled and dispatched execution
CN100593146C (zh) * 2007-11-09 2010-03-03 上海可鲁系统软件有限公司 一种防止工业自动化系统雪崩的方法
US20090327577A1 (en) * 2008-06-27 2009-12-31 Microsoft Corporation Hybrid storage
US9032151B2 (en) 2008-09-15 2015-05-12 Microsoft Technology Licensing, Llc Method and system for ensuring reliability of cache data and metadata subsequent to a reboot
US7953774B2 (en) 2008-09-19 2011-05-31 Microsoft Corporation Aggregation of write traffic to a data store
US8832418B2 (en) * 2009-08-28 2014-09-09 Via Technologies, Inc. Efficient branch target address cache entry replacement
US8990506B2 (en) 2009-12-16 2015-03-24 Intel Corporation Replacing cache lines in a cache memory based at least in part on cache coherency state information
AU2010201718B2 (en) * 2010-04-29 2012-08-23 Canon Kabushiki Kaisha Method, system and apparatus for identifying a cache line
US10019381B2 (en) * 2012-05-01 2018-07-10 Nvidia Corporation Cache control to reduce transaction roll back
US9645944B2 (en) 2012-05-07 2017-05-09 International Business Machines Corporation Enhancing data caching performance
US9110815B2 (en) 2012-05-07 2015-08-18 International Business Machines Corporation Enhancing data processing performance by cache management of fingerprint index
US9262327B2 (en) * 2012-06-29 2016-02-16 Intel Corporation Signature based hit-predicting cache
US9372811B2 (en) * 2012-12-13 2016-06-21 Arm Limited Retention priority based cache replacement policy
JP6311370B2 (ja) * 2014-03-12 2018-04-18 日本電気株式会社 バッファキャッシュ管理装置、バッファキャッシュ管理方法、及び、バッファキャッシュ管理プログラム
WO2017015952A1 (zh) * 2015-07-30 2017-02-02 华为技术有限公司 一种高速缓冲存储器中存储数据的替换方法和替换装置
US10474458B2 (en) 2017-04-28 2019-11-12 Intel Corporation Instructions and logic to perform floating-point and integer operations for machine learning
CN109284304A (zh) * 2018-08-13 2019-01-29 中国平安人寿保险股份有限公司 一种基于缓存技术的电子出单方法及终端设备
US11934342B2 (en) 2019-03-15 2024-03-19 Intel Corporation Assistance for hardware prefetch in cache access
CN113396400A (zh) 2019-03-15 2021-09-14 英特尔公司 用于针对高速缓存操作提供层级开放划分扇区和可变扇区大小的系统和方法
EP4130988A1 (en) * 2019-03-15 2023-02-08 INTEL Corporation Systems and methods for cache optimization
WO2020190807A1 (en) 2019-03-15 2020-09-24 Intel Corporation Systolic disaggregation within a matrix accelerator architecture
US11861761B2 (en) 2019-11-15 2024-01-02 Intel Corporation Graphics processing unit processing and caching improvements

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5487162A (en) * 1992-02-25 1996-01-23 Matsushita Electric Industrial Co., Ltd. Cache lock information feeding system using an address translator
JPH06348595A (ja) * 1993-06-07 1994-12-22 Hitachi Ltd キャッシュ装置
JP3490742B2 (ja) * 1993-09-08 2004-01-26 松下電器産業株式会社 メモリ管理装置
US5671444A (en) * 1994-02-28 1997-09-23 Intel Corporaiton Methods and apparatus for caching data in a non-blocking manner using a plurality of fill buffers
US5649137A (en) * 1994-10-20 1997-07-15 Advanced Micro Devices, Inc. Method and apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistency
US5774685A (en) * 1995-04-21 1998-06-30 International Business Machines Corporation Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions
US5696932A (en) * 1995-05-16 1997-12-09 International Business Machines Corporation Method and system for estimating minumun requirements on a cache in a computer based storage system

Also Published As

Publication number Publication date
JP2001515624A (ja) 2001-09-18
US5943687A (en) 1999-08-24
EP0966710B1 (en) 2003-07-02
EP0966710A1 (en) 1999-12-29
CN1255986A (zh) 2000-06-07
WO1998041923A1 (en) 1998-09-24
AU6430098A (en) 1998-10-12
CA2283323A1 (en) 1998-09-24
CN1149486C (zh) 2004-05-12
DE69816044T2 (de) 2004-03-04
DE69816044D1 (de) 2003-08-07

Similar Documents

Publication Publication Date Title
BR9808245A (pt) Processos e aparelhos para armazenar um item de dados na memória de depósito em um sistema de computador, e, de substituição de dados de depósito para uso em um sistema de computador
Michael Hazard pointers: Safe memory reclamation for lock-free objects
US8990510B2 (en) Read-copy update system and method
CN100444135C (zh) 用于短暂高速缓存存储的方法和处理器
US5555392A (en) Method and apparatus for a line based non-blocking data cache
EP0848324B1 (en) Using three-state references to manage access to referenced objects
US5487166A (en) Computer with two-dimensional merge tournament sort using offset-value coding
US20080086599A1 (en) Method to retain critical data in a cache in order to increase application performance
US20040107227A1 (en) Method for efficient implementation of dynamic lock-free data structures with safe memory reclamation
US7493464B2 (en) Sparse matrix
US5761501A (en) Stacked skip list data structures
US5802571A (en) Apparatus and method for enforcing data coherency in an information handling system having multiple hierarchical levels of cache memory
US20140379678A1 (en) Highly Scalable Tree-Based Trylock
US9690699B1 (en) Methods and apparatus for information storage and retrieval using a caching technique with external-chain hashing and dynamic resource-dependent data shedding
EP1256879A3 (en) Data processor having cache memory
BR0214890A (pt) Memória hìbrida de pesquisa para processador de rede e sistemas de computação
BR9908733A (pt) Processo para determinar o endereço de armazenamento de um valor de dados predeterminado em um dispositivo de memória, e, meio de acesso para um dispositivo de memória
US6973650B1 (en) Method of pipelined processing of program data
DK408980A (da) Multiprogrammeret databehandlingsanlaeg
US20190026228A1 (en) Private caching for thread local storage data access
JPS638848A (ja) データ取り出し方法
EP0833247A2 (en) Method for maximising cache hit ratio of a computer program
CN100514311C (zh) 用于实现组合式数据/相关性高速缓存的方法和装置
BR0115505A (pt) Integridade de base de dados em um ambiente de comércio eletrônico da internet
Süß et al. A user’s experience with parallel sorting and OpenMP

Legal Events

Date Code Title Description
B08F Application fees: application dismissed [chapter 8.6 patent gazette]

Free format text: REFERENTE A 6A,7A,8A E 9A ANUIDADES.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 1888 DE 13/03/2007.