BR9801432A - Aparelho de processamento de dados e método para concluir instruções fora de ordem - Google Patents
Aparelho de processamento de dados e método para concluir instruções fora de ordemInfo
- Publication number
- BR9801432A BR9801432A BR9801432A BR9801432A BR9801432A BR 9801432 A BR9801432 A BR 9801432A BR 9801432 A BR9801432 A BR 9801432A BR 9801432 A BR9801432 A BR 9801432A BR 9801432 A BR9801432 A BR 9801432A
- Authority
- BR
- Brazil
- Prior art keywords
- processing apparatus
- data processing
- order instructions
- completing out
- completing
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
- G06F9/3856—Reordering of instructions, e.g. using queues or age tags
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/840,919 US5875326A (en) | 1997-04-25 | 1997-04-25 | Data processing system and method for completing out-of-order instructions |
Publications (1)
Publication Number | Publication Date |
---|---|
BR9801432A true BR9801432A (pt) | 1999-06-01 |
Family
ID=25283577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR9801432A BR9801432A (pt) | 1997-04-25 | 1998-04-23 | Aparelho de processamento de dados e método para concluir instruções fora de ordem |
Country Status (5)
Country | Link |
---|---|
US (1) | US5875326A (pt) |
KR (1) | KR19980079722A (pt) |
BR (1) | BR9801432A (pt) |
MX (1) | MX9802611A (pt) |
SG (1) | SG66457A1 (pt) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6085263A (en) * | 1997-10-24 | 2000-07-04 | Compaq Computer Corp. | Method and apparatus for employing commit-signals and prefetching to maintain inter-reference ordering in a high-performance I/O processor |
US5974524A (en) * | 1997-10-28 | 1999-10-26 | International Business Machines Corporation | Method and apparatus for reducing the number of rename registers in a processor supporting out-of-order execution |
US6134645A (en) * | 1998-06-01 | 2000-10-17 | International Business Machines Corporation | Instruction completion logic distributed among execution units for improving completion efficiency |
SE9901146D0 (sv) | 1998-11-16 | 1999-03-29 | Ericsson Telefon Ab L M | A processing system and method |
SE9901145D0 (sv) | 1998-11-16 | 1999-03-29 | Ericsson Telefon Ab L M | A processing system and method |
SE9902373D0 (sv) * | 1998-11-16 | 1999-06-22 | Ericsson Telefon Ab L M | A processing system and method |
US6543002B1 (en) * | 1999-11-04 | 2003-04-01 | International Business Machines Corporation | Recovery from hang condition in a microprocessor |
US7478276B2 (en) * | 2005-02-10 | 2009-01-13 | International Business Machines Corporation | Method for checkpointing instruction groups with out-of-order floating point instructions in a multi-threaded processor |
US7467325B2 (en) * | 2005-02-10 | 2008-12-16 | International Business Machines Corporation | Processor instruction retry recovery |
US7409589B2 (en) * | 2005-05-27 | 2008-08-05 | International Business Machines Corporation | Method and apparatus for reducing number of cycles required to checkpoint instructions in a multi-threaded processor |
US9672045B2 (en) | 2014-09-30 | 2017-06-06 | International Business Machines Corporation | Checkpoints for a simultaneous multithreading processor |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0122528B1 (ko) * | 1993-01-08 | 1997-11-20 | 윌리엄 티.엘리스 | 슈퍼스칼라 프로세서 시스템에서 중간 기억 버퍼의 할당을 인덱스하기 위한 방법 및 시스템 |
US5590351A (en) * | 1994-01-21 | 1996-12-31 | Advanced Micro Devices, Inc. | Superscalar execution unit for sequential instruction pointer updates and segment limit checks |
US5559976A (en) * | 1994-03-31 | 1996-09-24 | International Business Machines Corporation | System for instruction completion independent of result write-back responsive to both exception free completion of execution and completion of all logically prior instructions |
TW260765B (pt) * | 1994-03-31 | 1995-10-21 | Ibm | |
US5708788A (en) * | 1995-03-03 | 1998-01-13 | Fujitsu, Ltd. | Method for adjusting fetch program counter in response to the number of instructions fetched and issued |
-
1997
- 1997-04-25 US US08/840,919 patent/US5875326A/en not_active Expired - Fee Related
-
1998
- 1998-02-14 KR KR1019980004482A patent/KR19980079722A/ko active IP Right Grant
- 1998-04-03 MX MX9802611A patent/MX9802611A/es not_active Application Discontinuation
- 1998-04-17 SG SG1998000867A patent/SG66457A1/en unknown
- 1998-04-23 BR BR9801432A patent/BR9801432A/pt not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
US5875326A (en) | 1999-02-23 |
MX9802611A (es) | 1998-11-29 |
KR19980079722A (ko) | 1998-11-25 |
SG66457A1 (en) | 1999-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR9710877A (pt) | Aparelho para processamento de dados girados e intercalados | |
EE9900324A (et) | Meetod ja vahendid informatsiooni töötlemiseks | |
DE69732943D1 (de) | Datenverarbeitungsvorrichtung und -verfahren | |
DE69933436D1 (de) | Bildverarbeitungsvorrichtung und -verfahren | |
DE69933496D1 (de) | Bildverarbeitungsvorrichtung und -verfahren | |
DE69838579D1 (de) | Bildverarbeitungsvorrichtung und -verfahren | |
DE69736377D1 (de) | Bildverarbeitungsgerät und -verfahren | |
DE69732279D1 (de) | Bildverarbeitungsgerät und -verfahren | |
DE69737984D1 (de) | Bildverarbeitungsverfahren und -gerät | |
DE69941941D1 (de) | Bildverarbeitungsverfahren und -vorrichtung | |
DE69730645D1 (de) | Datenverarbeitungsverfahren und -gerät | |
DE69926428D1 (de) | Informationsverarbeitungsvorrichtung | |
DE69739432D1 (de) | Informationsverarbeitungsgerät und -verfahren | |
DE69816185D1 (de) | Bildverarbeitungsverfahren und -vorrichtung | |
DE69823116D1 (de) | Bildverarbeitungsverfahren und -gerät | |
DE69911854D1 (de) | Informationsverarbeitungsvorrichtung | |
DE69915225D1 (de) | Bildverarbeitungsvorrichtung und Bildverarbeitungsverfahren | |
DE69827544D1 (de) | Datenverarbeitungsgerät und -Verfahren | |
DE69825851D1 (de) | Bildverarbeitungsvorrichtung und -verfahren | |
NO20010543L (no) | FremgangsmÕte og innretning for bearbeidelse av kjøtt | |
DE69719859D1 (de) | Bildverarbeitungsverfahren | |
DE69942078D1 (de) | Bildverarbeitungsvorrichtung und -verfahren | |
DE69815946D1 (de) | Informationsverarbeitungsvorrichtung | |
DE69733456D1 (de) | Bildverarbeitungsvorrichtung und -verfahren | |
DE69719135D1 (de) | Informationsverarbeitungsgerät |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B08F | Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette] |
Free format text: REFERENTE A 8A E 9A ANUIDADES. |
|
B08K | Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette] |
Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 1928 DE 18/12/2007. |