BR7902981A - CIRCUIT METHOD AND ARRANGEMENT FOR PERFORMING ERROR CHECK IN DIGITAL COMPUTER MEMORY SYSTEMS - Google Patents
CIRCUIT METHOD AND ARRANGEMENT FOR PERFORMING ERROR CHECK IN DIGITAL COMPUTER MEMORY SYSTEMSInfo
- Publication number
- BR7902981A BR7902981A BR7902981A BR7902981A BR7902981A BR 7902981 A BR7902981 A BR 7902981A BR 7902981 A BR7902981 A BR 7902981A BR 7902981 A BR7902981 A BR 7902981A BR 7902981 A BR7902981 A BR 7902981A
- Authority
- BR
- Brazil
- Prior art keywords
- arrangement
- computer memory
- digital computer
- error check
- memory systems
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1044—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices with specific ECC/EDC distribution
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19782823457 DE2823457C2 (en) | 1978-05-30 | 1978-05-30 | Circuit arrangement for error monitoring of a memory of a digital computer system |
Publications (1)
Publication Number | Publication Date |
---|---|
BR7902981A true BR7902981A (en) | 1979-11-27 |
Family
ID=6040486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR7902981A BR7902981A (en) | 1978-05-30 | 1979-05-15 | CIRCUIT METHOD AND ARRANGEMENT FOR PERFORMING ERROR CHECK IN DIGITAL COMPUTER MEMORY SYSTEMS |
Country Status (4)
Country | Link |
---|---|
BE (1) | BE876628A (en) |
BR (1) | BR7902981A (en) |
DE (1) | DE2823457C2 (en) |
FR (1) | FR2427647A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5177743A (en) * | 1982-02-15 | 1993-01-05 | Hitachi, Ltd. | Semiconductor memory |
JPS58139399A (en) * | 1982-02-15 | 1983-08-18 | Hitachi Ltd | Semiconductor storage device |
US4943967A (en) * | 1982-02-15 | 1990-07-24 | Hitachi, Ltd. | Semiconductor memory with an improved dummy cell arrangement and with a built-in error correction code circuit |
DE3470242D1 (en) * | 1983-10-05 | 1988-05-05 | Nippon Musical Instruments Mfg | Data processing circuit for digital audio system |
DE3612730A1 (en) * | 1986-04-16 | 1987-10-22 | Ant Nachrichtentech | Processor system |
JP2617026B2 (en) * | 1989-12-22 | 1997-06-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Fault Tolerant Memory System |
US5177744A (en) * | 1990-09-04 | 1993-01-05 | International Business Machines Corporation | Method and apparatus for error recovery in arrays |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3037697A (en) * | 1959-06-17 | 1962-06-05 | Honeywell Regulator Co | Information handling apparatus |
NL149927B (en) * | 1968-02-19 | 1976-06-15 | Philips Nv | WORD ORGANIZED MEMORY. |
US3685015A (en) * | 1970-10-06 | 1972-08-15 | Xerox Corp | Character bit error detection and correction |
US3737870A (en) * | 1972-04-24 | 1973-06-05 | Ibm | Status switching arrangement |
US3794819A (en) * | 1972-07-03 | 1974-02-26 | Advanced Memory Syst Inc | Error correction method and apparatus |
GB1472885A (en) * | 1974-05-01 | 1977-05-11 | Int Computers Ltd | Digital code conversion arrangements |
FR2319953A1 (en) * | 1975-07-28 | 1977-02-25 | Labo Cent Telecommunicat | MEMORY RECONFIGURATION DEVICE |
-
1978
- 1978-05-30 DE DE19782823457 patent/DE2823457C2/en not_active Expired
-
1979
- 1979-05-15 BR BR7902981A patent/BR7902981A/en unknown
- 1979-05-30 FR FR7913779A patent/FR2427647A1/en not_active Withdrawn
- 1979-05-30 BE BE2/57829A patent/BE876628A/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
BE876628A (en) | 1979-11-30 |
DE2823457A1 (en) | 1979-12-13 |
FR2427647A1 (en) | 1979-12-28 |
DE2823457C2 (en) | 1982-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR7506545A (en) | GROUPING STORAGE EQUIPMENT AND ERROR CORRECTION SYSTEM IN LATER PROCESSING | |
SE420031B (en) | DATA PROCESSING SYSTEM | |
AT376309B (en) | DATA PROCESSING SYSTEM | |
DK158485C (en) | PROCEDURE FOR ERROR CORRECTION IN DATA TRANSMISSION SYSTEMS | |
NO781753L (en) | DATA PROCESSING SYSTEM AND INFORMATION RECEIVING USING CHECK SUM | |
DK270481A (en) | PROCEDURE FOR ERROR CORRECTION IN DATA TRANSMISSION SYSTEMS | |
JPS52133729A (en) | Parallel data processing storage and access system | |
JPS52125241A (en) | Memory configuration used for digital data processing system | |
NO772568L (en) | INFORMATION PROCESSING SYSTEM AND TERMINAL EQUIPMENT FOR THE SAME | |
AT374932B (en) | DATA PROCESSING SYSTEM WITH ADDRESS TRANSLATOR ARRANGEMENT | |
JPS5299036A (en) | System for testing data processor | |
DE3587622T2 (en) | Emulation device in a data processing system. | |
SE431266B (en) | DATA PROCESSING SYSTEM | |
BR7902170A (en) | CIRCUITS AND METHODS FOR MULTIPLE CONTROL IN DATA PROCESSING SYSTEMS | |
MX153198A (en) | IMPROVEMENTS IN CONTROL DEVICE FOR DATA MANAGEMENT AND STORAGE | |
JPS5332630A (en) | Method and device for transferring information between information memory and computer | |
DE3483489D1 (en) | MEMORY ACCESS DEVICE IN A DATA PROCESSING SYSTEM. | |
DE3486126D1 (en) | EXPANSION AND / OR DRAWING METHOD AND DEVICE FOR IMAGE DATA. | |
SE7800098L (en) | IN / OUT LINK CONNECTION CIRCUIT FOR DATA PROCESSING SYSTEM | |
MX143306A (en) | IMPROVEMENTS IN METHOD AND ARRANGEMENT FOR TRANSFERRING INFORMATION IN A PARALLEL WORKING DATA PROCESSING DEVICE | |
DE3381724D1 (en) | ERROR LIMITATION IN DISTRIBUTED DATA PROCESSING OPERATION. | |
DE3485462D1 (en) | SYSTEM AND METHOD FOR CELL READING. | |
NO167831C (en) | DIRECTORY MANAGEMENT FOR DATA PROCESSING SYSTEM. | |
BR7902981A (en) | CIRCUIT METHOD AND ARRANGEMENT FOR PERFORMING ERROR CHECK IN DIGITAL COMPUTER MEMORY SYSTEMS | |
IL67664A (en) | Computer memory system with data,address and operation error detection |