BR112018002466A2 - proteção de conteúdo aplicado em hardware para unidades de processamento gráfico - Google Patents

proteção de conteúdo aplicado em hardware para unidades de processamento gráfico

Info

Publication number
BR112018002466A2
BR112018002466A2 BR112018002466A BR112018002466A BR112018002466A2 BR 112018002466 A2 BR112018002466 A2 BR 112018002466A2 BR 112018002466 A BR112018002466 A BR 112018002466A BR 112018002466 A BR112018002466 A BR 112018002466A BR 112018002466 A2 BR112018002466 A2 BR 112018002466A2
Authority
BR
Brazil
Prior art keywords
memory
graphics processing
hardware
processing units
content protection
Prior art date
Application number
BR112018002466A
Other languages
English (en)
Inventor
Christopher Sharp Colin
Viswanathan Ramesh
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112018002466A2 publication Critical patent/BR112018002466A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/10—Protecting distributed programs or content, e.g. vending or licensing of copyrighted material ; Digital rights management [DRM]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60—Protecting data
    • G06F21/62—Protecting access to data via a platform, e.g. using keys or access control rules
    • G06F21/6218—Protecting access to data via a platform, e.g. using keys or access control rules to a system of files or objects, e.g. local or distributed file system or database
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/062—Securing storage systems
    • G06F3/0622—Securing storage systems in relation to access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00—Indexing scheme for image data processing or generation, in general
    • G06T2200/28—Indexing scheme for image data processing or generation, in general involving image processing hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Human Computer Interaction (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Multimedia (AREA)
  • Technology Law (AREA)
  • Databases & Information Systems (AREA)
  • Health & Medical Sciences (AREA)
  • Bioethics (AREA)
  • General Health & Medical Sciences (AREA)
  • Storage Device Security (AREA)
  • Image Generation (AREA)

Abstract

este pedido de invenção propõe técnicas para processamento gráfico. em um exemplo, uma unidade de processamento de gráficos (gpu) está configurada para acessar uma memória de acordo com um de um modo não seguro e um modo seguro. a gpu pode incluir um controlador de acesso à memória configurado para transferir transações de memória de ao menos uma unidade de hardware da gpu para uma unidade de memória não segura ou para uma unidade de memória segura com base no modo não seguro ou no modo seguro e um descritor de recurso associado com um recurso de memória.
BR112018002466A 2015-08-07 2016-07-25 proteção de conteúdo aplicado em hardware para unidades de processamento gráfico BR112018002466A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/821,174 US10102391B2 (en) 2015-08-07 2015-08-07 Hardware enforced content protection for graphics processing units
PCT/US2016/043903 WO2017027196A1 (en) 2015-08-07 2016-07-25 Hardware enforced content protection for graphics processing units

Publications (1)

Publication Number Publication Date
BR112018002466A2 true BR112018002466A2 (pt) 2018-09-18

Family

ID=56609956

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112018002466A BR112018002466A2 (pt) 2015-08-07 2016-07-25 proteção de conteúdo aplicado em hardware para unidades de processamento gráfico

Country Status (7)

Country Link
US (1) US10102391B2 (pt)
EP (1) EP3332346B1 (pt)
JP (1) JP2018523876A (pt)
KR (1) KR20180036970A (pt)
CN (1) CN107851138A (pt)
BR (1) BR112018002466A2 (pt)
WO (1) WO2017027196A1 (pt)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3050847B1 (fr) * 2016-05-02 2019-04-05 Morpho Procede d'optimisation d'ecritures en memoire dans un dispositif
US10380039B2 (en) 2017-04-07 2019-08-13 Intel Corporation Apparatus and method for memory management in a graphics processing environment
CN113168380B (zh) * 2019-01-29 2022-09-09 华为技术有限公司 电子设备和地址访问方法
CN114041133A (zh) * 2019-06-21 2022-02-11 华为技术有限公司 一种集成芯片及数据处理方法
CN110706147B (zh) * 2019-09-29 2023-08-11 阿波罗智联(北京)科技有限公司 图像处理的环境确定方法、装置、电子设备和存储介质
US11379135B2 (en) * 2020-08-04 2022-07-05 Honeywell International Inc. Memory protection unit
CN113344764B (zh) * 2021-05-11 2024-04-19 中天恒星(上海)科技有限公司 安全图形处理器、处理器芯片、显示卡、装置、方法及存储介质
US20230153146A1 (en) * 2021-11-12 2023-05-18 Nvidia Corporation Direct user mode work submission in secure computing enabled processors

Family Cites Families (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4184201A (en) 1978-04-26 1980-01-15 Sperry Rand Corporation Integrating processor element
US6986052B1 (en) 2000-06-30 2006-01-10 Intel Corporation Method and apparatus for secure execution using a secure memory partition
US7055038B2 (en) 2001-05-07 2006-05-30 Ati International Srl Method and apparatus for maintaining secure and nonsecure data in a shared memory system
US7065651B2 (en) 2002-01-16 2006-06-20 Microsoft Corporation Secure video card methods and systems
US7603550B2 (en) 2002-04-18 2009-10-13 Advanced Micro Devices, Inc. Computer system including a secure execution mode-capable CPU and a security services processor connected via a secure communication path
EP1495401B1 (en) 2002-04-18 2007-01-24 Advanced Micro Devices, Inc. Initialization of a computer system including a secure execution mode-capable processor
KR20040000348A (ko) 2002-06-24 2004-01-03 마이크로소프트 코포레이션 비디오 카드 출력을 보호하기 위한 시스템 및 방법
GB2402785B (en) 2002-11-18 2005-12-07 Advanced Risc Mach Ltd Processor switching between secure and non-secure modes
GB0226906D0 (en) * 2002-11-18 2002-12-24 Advanced Risc Mach Ltd Virtual to physical memory address mapping within a system having a secure domain and a non-secure domain
US7474312B1 (en) 2002-11-25 2009-01-06 Nvidia Corporation Memory redirect primitive for a secure graphics processing unit
US7444523B2 (en) 2004-08-27 2008-10-28 Microsoft Corporation System and method for using address bits to signal security attributes of data in the address space
US7502928B2 (en) * 2004-11-12 2009-03-10 Sony Computer Entertainment Inc. Methods and apparatus for secure data processing and transmission
US7782329B2 (en) 2004-12-10 2010-08-24 Rockwell Collins, Inc. Method and apparatus for protected graphics generation
US8473750B2 (en) 2004-12-15 2013-06-25 Nvidia Corporation Chipset security offload engine
GB0427973D0 (en) 2004-12-21 2005-01-26 Falanx Microsystems As Microprocessor systems
CN1984298B (zh) 2005-12-14 2010-05-19 辉达公司 芯片组安全卸载引擎
US7610464B2 (en) 2006-02-22 2009-10-27 Sony Computer Entertainment Inc. Methods and apparatus for providing independent logical address space and access management
WO2007135672A2 (en) 2006-05-24 2007-11-29 Safend Ltd. Method and system for defending security application in a user's computer
US20080077793A1 (en) 2006-09-21 2008-03-27 Sensory Networks, Inc. Apparatus and method for high throughput network security systems
US7809934B2 (en) 2006-10-13 2010-10-05 Texas Instruments Incorporated Security measures for preventing attacks that use test mechanisms
US7681077B1 (en) * 2006-11-03 2010-03-16 Nvidia Corporation Graphics system with reduced shadowed state memory requirements
US20090079746A1 (en) 2007-09-20 2009-03-26 Apple Inc. Switching between graphics sources to facilitate power management and/or security
US8478959B1 (en) 2007-11-13 2013-07-02 Nvidia Corporation Method and system for protecting content in graphics memory
US20090150631A1 (en) 2007-12-06 2009-06-11 Clifton Labs, Inc. Self-protecting storage device
US8156565B2 (en) 2008-04-28 2012-04-10 Microsoft Corporation Hardware-based protection of secure data
US8393008B2 (en) 2008-05-21 2013-03-05 Microsoft Corporation Hardware-based output protection of multiple video streams
US8578483B2 (en) 2008-07-31 2013-11-05 Carnegie Mellon University Systems and methods for preventing unauthorized modification of an operating system
US8243088B2 (en) 2009-02-26 2012-08-14 Presagis Two dimensional memory access controller
US8661436B2 (en) 2009-12-14 2014-02-25 Citrix Systems, Inc. Dynamically controlling virtual machine access to optical disc drive by selective locking to a transacting virtual machine determined from a transaction stream of the drive
WO2011074168A1 (ja) 2009-12-14 2011-06-23 パナソニック株式会社 情報処理装置
US20110202740A1 (en) * 2010-02-17 2011-08-18 Arm Limited Storing secure page table data in secure and non-secure regions of memory
US8296538B2 (en) 2010-02-17 2012-10-23 Arm Limited Storing secure mode page table data in secure and non-secure regions of memory
JP5485055B2 (ja) 2010-07-16 2014-05-07 パナソニック株式会社 共有メモリシステム及びその制御方法
US20120036308A1 (en) * 2010-08-06 2012-02-09 Swanson Robert C Supporting a secure readable memory region for pre-boot and secure mode operations
GB2482700A (en) 2010-08-11 2012-02-15 Advanced Risc Mach Ltd Memory access control
US20120079270A1 (en) 2010-09-29 2012-03-29 Navin Patel Hardware-Assisted Content Protection for Graphics Processor
CN101950262B (zh) * 2010-10-20 2011-09-28 深圳市开立科技有限公司 在嵌入式系统中实现安全模式的方法及装置
GB2484717B (en) 2010-10-21 2018-06-13 Advanced Risc Mach Ltd Security provision for a subject image displayed in a non-secure domain
CN103430185B (zh) * 2011-03-22 2016-10-26 瑞典爱立信有限公司 用于在虚拟化系统操作与非虚拟化系统操作之间切换的方法
US8943330B2 (en) * 2011-05-10 2015-01-27 Qualcomm Incorporated Apparatus and method for hardware-based secure data processing using buffer memory address range rules
US9086989B2 (en) 2011-07-01 2015-07-21 Synopsys, Inc. Extending processor MMU for shared address spaces
US8631212B2 (en) * 2011-09-25 2014-01-14 Advanced Micro Devices, Inc. Input/output memory management unit with protection mode for preventing memory access by I/O devices
JP5664530B2 (ja) 2011-11-17 2015-02-04 トヨタ自動車株式会社 制御装置およびメモリ保護装置の動作確認方法
US20130166922A1 (en) * 2011-12-23 2013-06-27 Ati Technologies Ulc Method and system for frame buffer protection
GB2501274B (en) 2012-04-17 2020-05-13 Advanced Risc Mach Ltd Management of data processing security in a secondary processor
US20130305388A1 (en) 2012-05-10 2013-11-14 Qualcomm Incorporated Link status based content protection buffers
US9514064B2 (en) * 2012-08-15 2016-12-06 Synopsys, Inc. Protection scheme for embedded code
US9633230B2 (en) 2012-10-11 2017-04-25 Intel Corporation Hardware assist for privilege access violation checks
US8931108B2 (en) 2013-02-18 2015-01-06 Qualcomm Incorporated Hardware enforced content protection for graphics processing units
US9245129B2 (en) * 2013-03-15 2016-01-26 Nvidia Corporation System and method for protecting data by returning a protect signal with the data
JP6067449B2 (ja) 2013-03-26 2017-01-25 株式会社東芝 情報処理装置、情報処理プログラム
US9507961B2 (en) 2013-07-01 2016-11-29 Qualcomm Incorporated System and method for providing secure access control to a graphics processing unit
US9672162B2 (en) * 2013-08-16 2017-06-06 Arm Limited Data processing systems
US9483653B2 (en) 2014-10-29 2016-11-01 Square, Inc. Secure display element
US9767320B2 (en) 2015-08-07 2017-09-19 Qualcomm Incorporated Hardware enforced content protection for graphics processing units

Also Published As

Publication number Publication date
EP3332346B1 (en) 2021-02-24
EP3332346A1 (en) 2018-06-13
US20170039381A1 (en) 2017-02-09
JP2018523876A (ja) 2018-08-23
CN107851138A (zh) 2018-03-27
US10102391B2 (en) 2018-10-16
KR20180036970A (ko) 2018-04-10
WO2017027196A1 (en) 2017-02-16

Similar Documents

Publication Publication Date Title
BR112018002515A2 (pt) proteção de conteúdo aplicado em hardware para unidades de processamento gráfico
BR112018002466A2 (pt) proteção de conteúdo aplicado em hardware para unidades de processamento gráfico
BR112017012471A2 (pt) entrega de notificações com ciência do usuário
BR112018009007A8 (pt) método e sistema para processamento de uma transação de protocolo de confiança em uma rede de processamento de transação
BR112021021511A2 (pt) Mitigação de ransomware em aplicativos isolados e integrados
IN2015DN02742A (pt)
BR112017021925A2 (pt) gerenciamento de compromissos e de solicitações extraídos a partir de comunicações e conteúdo
BR112019003647A2 (pt) controle e manipulação de fixação ortopédica
GB2525719A8 (en) Method and system for providing a vulnerability management and verification service
BR112018002040A2 (pt) controle de uma nuvem de dispositivo
WO2015108708A3 (en) Unified memory systems and methods
BR112015032123A8 (pt) método, um ou mais meios de armazenamento não-transitório legível por computador e sistema
BR112015032790A2 (pt) sistema e método para fornecimento de controle de acesso a uma unidade de processamento gráfica
BR112015021754A2 (pt) sistemas e métodos de transação segura
BR112015015259A2 (pt) método, aparelhos e dispositivo eletrônico para gerenciamento de conexão
BR112014018482A8 (pt) Serviços de compartilhamento
BR112013028501A2 (pt) aparelho e método para processamento de dados seguro baseado em hardware utilizando regras de faixa de endereço de memória de armazenamento temporário
CR20170259A (es) Terapias de envenenamiento y composiciones farmacéuticas, sistemas y equipos relacionados
BR112016007119A2 (pt) domínios de falha em hardware moderno
EP3313049A4 (en) Method for realizing data sharing between client and virtual desktop, client and system
BR112015013917A2 (pt) método, unidade de computação, e sistema
BR112017025625A2 (pt) reordenação de transação e tradução com multi-thread para unidades de gerenciamento de memória
BR112015029095A8 (pt) método e sistema para assinar de modo digital um pacote de lote e dispositivo de computação
MX2018002776A (es) Ejecutar aplicaciones en dispositivo de computo.
BR112017028239A2 (pt) unidade eletrônica e método executado em uma tal unidade eletrônica

Legal Events

Date Code Title Description
B11A Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing
B11Y Definitive dismissal - extension of time limit for request of examination expired [chapter 11.1.1 patent gazette]