BR112017001975B1 - Imageamento computacional de baixa potência - Google Patents

Imageamento computacional de baixa potência Download PDF

Info

Publication number
BR112017001975B1
BR112017001975B1 BR112017001975-2A BR112017001975A BR112017001975B1 BR 112017001975 B1 BR112017001975 B1 BR 112017001975B1 BR 112017001975 A BR112017001975 A BR 112017001975A BR 112017001975 B1 BR112017001975 B1 BR 112017001975B1
Authority
BR
Brazil
Prior art keywords
memory
power
interface
computing device
hardware accelerator
Prior art date
Application number
BR112017001975-2A
Other languages
English (en)
Portuguese (pt)
Other versions
BR112017001975A2 (pt
Inventor
Brendan BARRY
David Moloney
Fergal CONNOR
Richard Richmond'
Original Assignee
Movidius Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/458,052 external-priority patent/US9910675B2/en
Priority claimed from US14/458,014 external-priority patent/US9727113B2/en
Application filed by Movidius Limited filed Critical Movidius Limited
Publication of BR112017001975A2 publication Critical patent/BR112017001975A2/pt
Publication of BR112017001975B1 publication Critical patent/BR112017001975B1/pt

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G06F15/7885—Runtime interface, e.g. data exchange, runtime control
    • G06F15/7889—Reconfigurable logic implemented as a co-processor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8061—Details on data memory access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Advance Control (AREA)
  • Image Processing (AREA)
  • Gyroscopes (AREA)
  • Multi Processors (AREA)
  • Power Sources (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
  • Studio Devices (AREA)
BR112017001975-2A 2014-07-30 2015-07-29 Imageamento computacional de baixa potência BR112017001975B1 (pt)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US201462030913P 2014-07-30 2014-07-30
US62/030,913 2014-07-30
US14/458,014 2014-08-12
US14/458,052 US9910675B2 (en) 2013-08-08 2014-08-12 Apparatus, systems, and methods for low power computational imaging
US14/458,014 US9727113B2 (en) 2013-08-08 2014-08-12 Low power computational imaging
US14/458,052 2014-08-12
PCT/IB2015/001845 WO2016016730A1 (en) 2014-07-30 2015-07-29 Low power computational imaging

Publications (2)

Publication Number Publication Date
BR112017001975A2 BR112017001975A2 (pt) 2017-11-21
BR112017001975B1 true BR112017001975B1 (pt) 2023-02-28

Family

ID=54601825

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112017001975-2A BR112017001975B1 (pt) 2014-07-30 2015-07-29 Imageamento computacional de baixa potência

Country Status (6)

Country Link
EP (3) EP3175320B1 (enExample)
JP (3) JP6695320B2 (enExample)
KR (2) KR102459716B1 (enExample)
CN (2) CN107077186B (enExample)
BR (1) BR112017001975B1 (enExample)
WO (1) WO2016016730A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11768689B2 (en) 2013-08-08 2023-09-26 Movidius Limited Apparatus, systems, and methods for low power computational imaging
AU2017319719B2 (en) * 2016-09-05 2022-09-22 IOT.nxt BV Software-defined device interface system and method
WO2019216797A1 (en) * 2018-05-08 2019-11-14 Telefonaktiebolaget Lm Ericsson (Publ) Method and node for managing a request for hardware acceleration by means of an accelerator device
EP3579219B1 (en) * 2018-06-05 2022-03-16 IMEC vzw Data distribution for holographic projection
CN110399781A (zh) * 2019-04-27 2019-11-01 泰州悦诚科技信息咨询中心 智能化道路信息分析系统
CN111858016A (zh) * 2019-04-29 2020-10-30 阿里巴巴集团控股有限公司 计算作业处理方法、系统、移动设备及加速设备
US11231963B2 (en) 2019-08-15 2022-01-25 Intel Corporation Methods and apparatus to enable out-of-order pipelined execution of static mapping of a workload
KR102607421B1 (ko) * 2020-04-27 2023-11-29 한국전자통신연구원 광 회선을 통해 상호 연결된 컴퓨팅 자원 분할 협업 시스템, 자원 분할 협업 방법
US12032839B2 (en) * 2020-07-01 2024-07-09 Meta Platforms Technologies, Llc Hierarchical power management of memory for artificial reality systems
KR20240136078A (ko) * 2023-03-06 2024-09-13 주식회사 사피온코리아 벡터 프로세서 및 그의 동작 방법

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3841820B2 (ja) * 1995-05-02 2006-11-08 株式会社ルネサステクノロジ マイクロコンピュータ
KR100835148B1 (ko) * 1998-03-18 2008-06-04 퀄컴 인코포레이티드 디지털 신호처리기
US7158141B2 (en) * 2002-01-17 2007-01-02 University Of Washington Programmable 3D graphics pipeline for multimedia applications
JP2004040214A (ja) * 2002-06-28 2004-02-05 Sony Corp 撮像装置
US7430652B2 (en) * 2003-03-28 2008-09-30 Tarari, Inc. Devices for performing multiple independent hardware acceleration operations and methods for performing same
US20050251644A1 (en) * 2004-05-06 2005-11-10 Monier Maher Physics processing unit instruction set architecture
US7623732B1 (en) * 2005-04-26 2009-11-24 Mercury Computer Systems, Inc. Method and apparatus for digital image filtering with discrete filter kernels using graphics hardware
US7415595B2 (en) * 2005-05-24 2008-08-19 Coresonic Ab Data processing without processor core intervention by chain of accelerators selectively coupled by programmable interconnect network and to memory
US20070198815A1 (en) * 2005-08-11 2007-08-23 Coresonic Ab Programmable digital signal processor having a clustered SIMD microarchitecture including a complex short multiplier and an independent vector load unit
US20070067605A1 (en) * 2005-08-17 2007-03-22 Jung-Lin Chang Architecture of a parallel-processing multi-microcontroller system and timing control method thereof
EP2013865A4 (en) * 2006-05-04 2010-11-03 Sony Comp Entertainment Us METHODS AND APPARATUS FOR APPLYING ADAPTATION EFFECTS TO INPUT BASED ON ONE OR MORE VISUAL, ACOUSTICAL, INERTIAL AND MIXED DATA
EP1923793A2 (en) * 2006-10-03 2008-05-21 Sparsix Corporation Memory controller for sparse data computation system and method therefor
US8248422B2 (en) * 2008-01-18 2012-08-21 International Business Machines Corporation Efficient texture processing of pixel groups with SIMD execution unit
US8452997B2 (en) * 2010-04-22 2013-05-28 Broadcom Corporation Method and system for suspending video processor and saving processor state in SDRAM utilizing a core processor
US8798386B2 (en) * 2010-04-22 2014-08-05 Broadcom Corporation Method and system for processing image data on a per tile basis in an image sensor pipeline
US8806232B2 (en) * 2010-09-30 2014-08-12 Apple Inc. Systems and method for hardware dynamic cache power management via bridge and power manager
KR102296696B1 (ko) * 2012-01-23 2021-09-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US9405357B2 (en) * 2013-04-01 2016-08-02 Advanced Micro Devices, Inc. Distribution of power gating controls for hierarchical power domains
JP6385077B2 (ja) * 2014-03-05 2018-09-05 ルネサスエレクトロニクス株式会社 半導体装置

Also Published As

Publication number Publication date
CN107077186A (zh) 2017-08-18
JP2020129386A (ja) 2020-08-27
KR20220148328A (ko) 2022-11-04
CN107077186B (zh) 2020-03-17
JP2017525047A (ja) 2017-08-31
EP3982234A2 (en) 2022-04-13
EP3982234A3 (en) 2022-05-11
KR20170067716A (ko) 2017-06-16
EP3506053A1 (en) 2019-07-03
KR102459716B1 (ko) 2022-10-28
JP2022097484A (ja) 2022-06-30
EP3506053B1 (en) 2021-12-08
WO2016016730A1 (en) 2016-02-04
EP3175320B1 (en) 2019-03-06
JP6695320B2 (ja) 2020-05-20
CN111240460A (zh) 2020-06-05
EP3175320A1 (en) 2017-06-07
JP7053713B2 (ja) 2022-04-12
BR112017001975A2 (pt) 2017-11-21

Similar Documents

Publication Publication Date Title
US11188343B2 (en) Apparatus, systems, and methods for low power computational imaging
US9727113B2 (en) Low power computational imaging
BR112017001975B1 (pt) Imageamento computacional de baixa potência
US11768689B2 (en) Apparatus, systems, and methods for low power computational imaging
US10055807B2 (en) Hardware architecture for acceleration of computer vision and imaging processing
US9582463B2 (en) Heterogeneous input/output (I/O) using remote direct memory access (RDMA) and active message
EP3243164A2 (en) Hardware accelerator for histogram of gradients
CN109690499B (zh) 使用模式适配器的用于图像和视觉处理块的数据同步
TW201423403A (zh) 共用資源的存取請求之有效率處理
JP2021061036A (ja) ベクトルプロセッサ
Hussain et al. Stand-alone memory controller for graphics system
Hussain et al. Pgc: a pattern-based graphics controller
CN113255538A (zh) 基于fpga的红外弱小目标的检测跟踪装置及方法
Lee et al. Design of a DMA controller for loss-less image processing
Bing et al. The Development of CMOS Image Sensor Driver Program Based on OMAP3530
De Dominicis Imagination: leveraging OpenCL to create differentiation
Wells et al. An FPGA based prototyping platform for imager-on-chip applications

Legal Events

Date Code Title Description
B25A Requested transfer of rights approved

Owner name: MOVIDIUS LIMITED (NL)

B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 29/07/2015, OBSERVADAS AS CONDICOES LEGAIS

B21F Lapse acc. art. 78, item iv - on non-payment of the annual fees in time

Free format text: REFERENTE A 10A ANUIDADE.

B24J Lapse because of non-payment of annual fees (definitively: art 78 iv lpi, resolution 113/2013 art. 12)

Free format text: EM VIRTUDE DA EXTINCAO PUBLICADA NA RPI 2841 DE 17-06-2025 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDA A EXTINCAO DA PATENTE E SEUS CERTIFICADOS, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.