BR112014015051A2 - sistema e método para a liberação inteligente de dados de um processador para um subsistema de memória - Google Patents

sistema e método para a liberação inteligente de dados de um processador para um subsistema de memória

Info

Publication number
BR112014015051A2
BR112014015051A2 BR112014015051A BR112014015051A BR112014015051A2 BR 112014015051 A2 BR112014015051 A2 BR 112014015051A2 BR 112014015051 A BR112014015051 A BR 112014015051A BR 112014015051 A BR112014015051 A BR 112014015051A BR 112014015051 A2 BR112014015051 A2 BR 112014015051A2
Authority
BR
Brazil
Prior art keywords
processor
data
memory
address range
pcm
Prior art date
Application number
BR112014015051A
Other languages
English (en)
Other versions
BR112014015051B1 (pt
Inventor
J Kumar Mohan
K Nachimuthu Murugasamy
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of BR112014015051A2 publication Critical patent/BR112014015051A2/pt
Publication of BR112014015051B1 publication Critical patent/BR112014015051B1/pt

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • G11C14/009—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell and the nonvolatile element is a resistive RAM element, i.e. programmable resistors, e.g. formed of phase change or chalcogenide material
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G06F12/0868—Data transfer between cache memory and other subsystems, e.g. storage devices or host systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/16—Protection against loss of memory contents
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/02—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using elements whose operation depends upon chemical change
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1016—Performance improvement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10—Providing a specific technical effect
    • G06F2212/1041—Resource optimization
    • G06F2212/1044—Space efficiency improvement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30047—Prefetch instructions; cache control instructions
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells

Abstract

resumo "sistema e método para a liberação inteligente de dados de um processador para um subsistema de memória". são descritos um sistema e um método para a liberação inteligente de dados de um cache de processador. por exemplo, um sistema de acordo com uma modalidade da invenção, compreende: um processador que tem um cache a partir do qual os dados são descarregados, os dados associados com determinado intervalo de endereços de sistema; e um controlador de memória pcm para gerenciar o acesso aos dados armazenados em um dispositivo de memória pcm correspondente a determinado intervalo de endereços de sistema; o processador determinando se as dicas de liberação de memória estão habilitadas para o intervalo de endereços de sistema especificado, em que se as dicas de liberação de memória estão habilitadas para o intervalo de endereços de sistema especificado então o processador envia uma dica de liberação de memória para um controlador de memória pcm do dispositivo de memória pcm, e em que o controlador de memória pcm utiliza a dica de liberação de memória para determinar se os dados descarregados devem ser salvos no dispositivo de memória pcm.
BR112014015051-6A 2011-12-21 2011-12-21 método e sistema para utilizar dicas de liberação de memória dentro de um sistema de computador BR112014015051B1 (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2011/066492 WO2013095437A1 (en) 2011-12-21 2011-12-21 System and method for intelligently flushing data from a processor into a memory subsystem

Publications (2)

Publication Number Publication Date
BR112014015051A2 true BR112014015051A2 (pt) 2017-06-13
BR112014015051B1 BR112014015051B1 (pt) 2021-05-25

Family

ID=48669089

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112014015051-6A BR112014015051B1 (pt) 2011-12-21 2011-12-21 método e sistema para utilizar dicas de liberação de memória dentro de um sistema de computador

Country Status (7)

Country Link
US (1) US9269438B2 (pt)
KR (1) KR101636634B1 (pt)
CN (1) CN104115129B (pt)
BR (1) BR112014015051B1 (pt)
DE (1) DE112011106013T5 (pt)
GB (1) GB2514023B (pt)
WO (1) WO2013095437A1 (pt)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2013101209A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Thin translation for system access of non volatile semicondcutor storage as random access memory
WO2015012871A1 (en) * 2013-07-26 2015-01-29 Intel Corporation Methods and apparatus for supporting persistent memory
US10223026B2 (en) * 2013-09-30 2019-03-05 Vmware, Inc. Consistent and efficient mirroring of nonvolatile memory state in virtualized environments where dirty bit of page table entries in non-volatile memory are not cleared until pages in non-volatile memory are remotely mirrored
US10140212B2 (en) 2013-09-30 2018-11-27 Vmware, Inc. Consistent and efficient mirroring of nonvolatile memory state in virtualized environments by remote mirroring memory addresses of nonvolatile memory to which cached lines of the nonvolatile memory have been flushed
AU2014328735B2 (en) * 2013-09-30 2017-04-13 VMware LLC Consistent and efficient mirroring of nonvolatile memory state in virtualized environments
JP6131170B2 (ja) * 2013-10-29 2017-05-17 株式会社日立製作所 計算機システム、及びデータ配置制御方法
GB2524063B (en) 2014-03-13 2020-07-01 Advanced Risc Mach Ltd Data processing apparatus for executing an access instruction for N threads
US10296240B2 (en) 2014-04-28 2019-05-21 Hewlett Packard Enterprise Development Lp Cache management
US9891916B2 (en) 2014-10-20 2018-02-13 Via Technologies, Inc. Dynamically updating hardware prefetch trait to exclusive or shared in multi-memory access agent system
CN105278919B (zh) * 2014-10-20 2018-01-19 威盛电子股份有限公司 硬件数据预取器及执行硬件数据的方法
US10049052B2 (en) 2014-10-27 2018-08-14 Nxp Usa, Inc. Device having a cache memory
US9767041B2 (en) * 2015-05-26 2017-09-19 Intel Corporation Managing sectored cache
US20160350534A1 (en) * 2015-05-29 2016-12-01 Intel Corporation System, apparatus and method for controlling multiple trusted execution environments in a system
US10152413B2 (en) 2015-06-08 2018-12-11 Samsung Electronics Co. Ltd. Nonvolatile memory module and operation method thereof
US10268382B2 (en) * 2015-06-18 2019-04-23 Mediatek Inc. Processor memory architecture
US10423330B2 (en) * 2015-07-29 2019-09-24 International Business Machines Corporation Data collection in a multi-threaded processor
KR102312399B1 (ko) * 2015-09-07 2021-10-15 에스케이하이닉스 주식회사 메모리 시스템 및 이의 동작 방법
US20170123796A1 (en) * 2015-10-29 2017-05-04 Intel Corporation Instruction and logic to prefetch information from a persistent memory
US9824419B2 (en) * 2015-11-20 2017-11-21 International Business Machines Corporation Automatically enabling a read-only cache in a language in which two arrays in two different variables may alias each other
US10303372B2 (en) 2015-12-01 2019-05-28 Samsung Electronics Co., Ltd. Nonvolatile memory device and operation method thereof
US10210088B2 (en) * 2015-12-28 2019-02-19 Nxp Usa, Inc. Computing system with a cache invalidation unit, a cache invalidation unit and a method of operating a cache invalidation unit in a computing system
US10025714B2 (en) * 2016-09-30 2018-07-17 Super Micro Computer, Inc. Memory type range register with write-back cache strategy for NVDIMM memory locations
KR102208058B1 (ko) 2016-11-04 2021-01-27 삼성전자주식회사 저장 장치 및 이를 포함하는 데이터 처리 시스템
US10649896B2 (en) 2016-11-04 2020-05-12 Samsung Electronics Co., Ltd. Storage device and data processing system including the same
CN108241484B (zh) * 2016-12-26 2021-10-15 上海寒武纪信息科技有限公司 基于高带宽存储器的神经网络计算装置和方法
CN109219804B (zh) * 2016-12-28 2023-12-29 华为技术有限公司 非易失内存访问方法、装置和系统
US10229065B2 (en) * 2016-12-31 2019-03-12 Intel Corporation Unified hardware and software two-level memory
US9933963B1 (en) 2017-03-01 2018-04-03 Seagate Technology Open block handling to reduce write errors
US10664406B2 (en) 2017-03-21 2020-05-26 International Business Machines Corporation Coordinated utilization of parallel paths to improve efficiency
US10198354B2 (en) 2017-03-21 2019-02-05 Intel Corporation Apparatus, system, and method to flush modified data from a volatile memory to a persistent second memory
US10198369B2 (en) * 2017-03-24 2019-02-05 Advanced Micro Devices, Inc. Dynamic memory remapping to reduce row-buffer conflicts
US20190019568A1 (en) * 2017-07-12 2019-01-17 Nanya Technology Corporation Fuse-blowing system and method for operating the same
US10678475B2 (en) 2017-07-27 2020-06-09 Hewlett Packard Enterprise Development Lp Tracking write requests to media controllers
US20190042445A1 (en) * 2017-08-07 2019-02-07 Intel Corporation Technologies for caching persistent two-level memory data
US11016669B2 (en) * 2018-05-01 2021-05-25 Qualcomm Incorporated Persistent write data for energy-backed memory
KR102057518B1 (ko) 2018-05-23 2019-12-19 단국대학교 산학협력단 메모리 버스트에 정렬되지 않은 요청 제어를 위한 장치 및 방법
CN108959526B (zh) * 2018-06-28 2021-10-15 郑州云海信息技术有限公司 日志管理方法以及日志管理装置
CN112567351B (zh) * 2018-11-15 2024-04-09 华为技术有限公司 控制从动态随机存储器中预取数据的方法、装置及系统
US11307904B2 (en) * 2018-12-18 2022-04-19 Ati Technologies Ulc Configurable peripherals
TWI688859B (zh) 2018-12-19 2020-03-21 財團法人工業技術研究院 記憶體控制器與記憶體頁面管理方法
US11567877B2 (en) * 2019-05-03 2023-01-31 Intel Corporation Memory utilized as both system memory and near memory
CN113728596A (zh) 2019-05-23 2021-11-30 慧与发展有限责任合伙企业 在网络接口控制器(nic)中促进对幂等操作进行高效管理的系统和方法
US11656967B2 (en) 2020-02-13 2023-05-23 MemRay Corporation Method and apparatus for supporting persistence and computing device
KR102470888B1 (ko) * 2020-02-13 2022-11-25 주식회사 멤레이 지속성 지원 장치 및 방법, 그리고 컴퓨팅 장치
US11467988B1 (en) * 2021-04-14 2022-10-11 Apple Inc. Memory fetch granule
US11853213B2 (en) 2021-04-28 2023-12-26 Seagate Technology Llc Intelligent management of ferroelectric memory in a data storage device
US11899590B2 (en) 2021-06-18 2024-02-13 Seagate Technology Llc Intelligent cache with read destructive memory cells
US20220414001A1 (en) * 2021-06-25 2022-12-29 Microsoft Technology Licensing, Llc Memory inclusivity management in computing systems
US20240004562A1 (en) * 2022-06-30 2024-01-04 Advanced Micro Devices, Inc. Dynamic memory reconfiguration
CN116196351A (zh) * 2023-02-27 2023-06-02 郝锋 一种小儿退热贴及其制备方法和应用

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050268022A1 (en) * 2004-05-26 2005-12-01 Pelley Perry H Cache line memory and method therefor
CN1787015A (zh) * 2004-12-07 2006-06-14 曾蒙汉 交通事故记录装置
US20060143397A1 (en) * 2004-12-29 2006-06-29 O'bleness R F Dirty line hint array for cache flushing
US7752173B1 (en) * 2005-12-16 2010-07-06 Network Appliance, Inc. Method and apparatus for improving data processing system performance by reducing wasted disk writes
US8285940B2 (en) * 2008-02-29 2012-10-09 Cadence Design Systems, Inc. Method and apparatus for high speed cache flushing in a non-volatile memory
US8195887B2 (en) * 2009-01-21 2012-06-05 Globalfoundries Inc. Processor power management and method
KR20110048304A (ko) * 2009-11-02 2011-05-11 삼성전자주식회사 솔더 리플로우에서 코드 데이터의 손실을 방지할 수 있는 방법과 그 장치들

Also Published As

Publication number Publication date
GB2514023A (en) 2014-11-12
GB2514023B (en) 2019-07-03
WO2013095437A1 (en) 2013-06-27
BR112014015051B1 (pt) 2021-05-25
US9269438B2 (en) 2016-02-23
GB201411389D0 (en) 2014-08-13
CN104115129A (zh) 2014-10-22
US20140297919A1 (en) 2014-10-02
KR20140098220A (ko) 2014-08-07
CN104115129B (zh) 2017-09-08
DE112011106013T5 (de) 2014-10-02
KR101636634B1 (ko) 2016-07-05

Similar Documents

Publication Publication Date Title
BR112014015051A2 (pt) sistema e método para a liberação inteligente de dados de um processador para um subsistema de memória
BR112018073496A2 (pt) sistemas e métodos para localizar um dispositivo sem fio
BR112017010328A2 (pt) transferência de dados sem uso de fios com eficiência de energia
BR112015015990A2 (pt) rastreamento de conversão para instalação de aplicativos em dispositivos móveis
BR112013016711A2 (pt) configuração de dispositivo dinâmico com o uso de predicados
BR112015020272A2 (pt) método e dispositivo para atualização de firmware
BRPI0822765B8 (pt) método implementado por computador para prover processos de desligamento híbrido e partida rápida para um sistema de computador, sistema para prover desligamento híbrido e partida rápida e meio lido por computador
BR112014019783A8 (pt) Método para gerar código implementado por um computador e sistema em um ambiente de computação para geração de código
BR112014013583A8 (pt) método e aparelho para otimização de inicialização confiável
BR112012030089A2 (pt) método para operar dentro de um dispositivo eletrônico inteligente, e, sistema para tratamento de dados de rede dentro de um dispositivo eletrônico inteligente
BR112012023140A8 (pt) método e sistema de substituição de cache.
BR112015010723A2 (pt) seleção dinâmica de camadas de armazenamento
BR112016025031A2 (pt) co-otimização de dcvs cpu/gpu para redução de consumo de energia no processamento de quadro gráfico
BR112016022636A2 (pt) Sistema distribuído de armazenamento, método de gerenciamento de sessão em sistema distribuído de armazenamento, e, meio de armazenamento acessível por computador não transitório
BR112013003593A2 (pt) aparelho processamento de informação e sistema de suporte de processo de atualização
WO2014001803A3 (en) Memory protection
BR112013024494A2 (pt) distribuição de informação de acesso a local
BR112013022076A2 (pt) acesso de dados armazenados em memória de instrumento cirúrgico
BR112014014815A2 (pt) realização de cópia de segurança de firmware durante início de dispositivo
BR112013002998A2 (pt) sistema de gerenciamento e controle de ativos
BR112014012075A8 (pt) Método e sistema para acesso a um arquivo de aplicativo de cliente, e dispositivo de armazenamento
BR112015026327A2 (pt) controlando acesso em tempo de execução às interfa-ces de programação de aplicativo
BR112013000913A2 (pt) dispositivo de estimativa de número de terminal e método de estimativa de número de terminal
BR112014013682B8 (pt) composição para cuidado pessoal
BR112015029108A2 (pt) sistemas de armazenamento e memória "aliased

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 21/12/2011, OBSERVADAS AS CONDICOES LEGAIS.