BE849736A - Systeme de multiplication binaire a grande vitesse utilisant plusieurs circuits generateurs de multiples - Google Patents

Systeme de multiplication binaire a grande vitesse utilisant plusieurs circuits generateurs de multiples

Info

Publication number
BE849736A
BE849736A BE173536A BE173536A BE849736A BE 849736 A BE849736 A BE 849736A BE 173536 A BE173536 A BE 173536A BE 173536 A BE173536 A BE 173536A BE 849736 A BE849736 A BE 849736A
Authority
BE
Belgium
Prior art keywords
high speed
generator circuits
multiple generator
multiplication system
binary multiplication
Prior art date
Application number
BE173536A
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BE849736A publication Critical patent/BE849736A/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
BE173536A 1975-12-22 1976-12-22 Systeme de multiplication binaire a grande vitesse utilisant plusieurs circuits generateurs de multiples BE849736A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/642,844 US4041292A (en) 1975-12-22 1975-12-22 High speed binary multiplication system employing a plurality of multiple generator circuits

Publications (1)

Publication Number Publication Date
BE849736A true BE849736A (fr) 1977-04-15

Family

ID=24578274

Family Applications (1)

Application Number Title Priority Date Filing Date
BE173536A BE849736A (fr) 1975-12-22 1976-12-22 Systeme de multiplication binaire a grande vitesse utilisant plusieurs circuits generateurs de multiples

Country Status (7)

Country Link
US (1) US4041292A (fr)
JP (1) JPS592054B2 (fr)
BE (1) BE849736A (fr)
CA (1) CA1080850A (fr)
DE (1) DE2658248A1 (fr)
FR (1) FR2336734A1 (fr)
GB (1) GB1570791A (fr)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130879A (en) * 1977-07-15 1978-12-19 Honeywell Information Systems Inc. Apparatus for performing floating point arithmetic operations using submultiple storage
US4153938A (en) * 1977-08-18 1979-05-08 Monolithic Memories Inc. High speed combinatorial digital multiplier
US4168530A (en) * 1978-02-13 1979-09-18 Burroughs Corporation Multiplication circuit using column compression
US4217640A (en) * 1978-12-11 1980-08-12 Honeywell Information Systems Inc. Cache unit with transit block buffer apparatus
JPS55103642A (en) * 1979-02-01 1980-08-08 Tetsunori Nishimoto Division unit
US4228520A (en) * 1979-05-04 1980-10-14 International Business Machines Corporation High speed multiplier using carry-save/propagate pipeline with sparse carries
US4550335A (en) * 1981-02-02 1985-10-29 Rca Corporation Compatible and hierarchical digital television system standard
US4455611A (en) * 1981-05-11 1984-06-19 Rca Corporation Multiplier for multiplying n-bit number by quotient of an integer divided by an integer power of two
US4577282A (en) * 1982-02-22 1986-03-18 Texas Instruments Incorporated Microcomputer system for digital signal processing
US4597053A (en) * 1983-07-01 1986-06-24 Codex Corporation Two-pass multiplier/accumulator circuit
US4646257A (en) * 1983-10-03 1987-02-24 Texas Instruments Incorporated Digital multiplication circuit for use in a microprocessor
CA1232072A (fr) * 1983-12-26 1988-01-26 Hideo Miyanaga Circuit de multiplication utilisant un multiplicateur et un additionneur a report
US4680701A (en) * 1984-04-11 1987-07-14 Texas Instruments Incorporated Asynchronous high speed processor having high speed memories with domino circuits contained therein
JPS6297033A (ja) * 1985-10-24 1987-05-06 Hitachi Ltd 乗算装置
US4769780A (en) * 1986-02-10 1988-09-06 International Business Machines Corporation High speed multiplier
US4745570A (en) * 1986-05-27 1988-05-17 International Business Machines Corporation Binary multibit multiplier
US4864529A (en) * 1986-10-09 1989-09-05 North American Philips Corporation Fast multiplier architecture
US4862405A (en) * 1987-06-30 1989-08-29 Digital Equipment Corporation Apparatus and method for expediting subtraction procedures in a carry/save adder multiplication unit
JPH03142627A (ja) * 1989-10-24 1991-06-18 Bipolar Integrated Technol Inc 集積浮動小数点乗算器アーキテクチャ
US5631859A (en) * 1994-10-27 1997-05-20 Hewlett-Packard Company Floating point arithmetic unit having logic for quad precision arithmetic
US6611856B1 (en) * 1999-12-23 2003-08-26 Intel Corporation Processing multiply-accumulate operations in a single cycle
US6742011B1 (en) * 2000-02-15 2004-05-25 Hewlett-Packard Development Company, L.P. Apparatus and method for increasing performance of multipliers utilizing regular summation circuitry
US7177421B2 (en) * 2000-04-13 2007-02-13 Broadcom Corporation Authentication engine architecture and method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3372269A (en) * 1961-06-30 1968-03-05 Ibm Multiplier for simultaneously generating partial products of various bits of the multiplier
US3497685A (en) * 1965-11-03 1970-02-24 Ibm Fault location system
US3691359A (en) * 1970-07-28 1972-09-12 Singer General Precision Asynchronous binary multiplier employing carry-save addition
US3685994A (en) * 1971-05-05 1972-08-22 Rca Corp Photographic method for printing a screen structure for a cathode-ray tube
FR2175261A5 (fr) * 1972-03-06 1973-10-19 Inst Francais Du Petrole
US3761698A (en) * 1972-04-24 1973-09-25 Texas Instruments Inc Combined digital multiplication summation
US3873820A (en) * 1974-01-31 1975-03-25 Ibm Apparatus for checking partial products in iterative multiply operations
US3949209A (en) * 1975-04-04 1976-04-06 Honeywell Information Systems, Inc. Multiple-generating register

Also Published As

Publication number Publication date
JPS592054B2 (ja) 1984-01-17
JPS5279741A (en) 1977-07-05
CA1080850A (fr) 1980-07-01
DE2658248A1 (de) 1977-07-14
DE2658248C2 (fr) 1989-03-23
FR2336734B1 (fr) 1983-03-18
FR2336734A1 (fr) 1977-07-22
US4041292A (en) 1977-08-09
GB1570791A (en) 1980-07-09

Similar Documents

Publication Publication Date Title
FR2336734A1 (fr) Systeme de multiplication binaire a grande vitesse utilisant plusieurs circuits generateurs de multiples
BE856557A (fr) Circuit de decalage a grande vitesse ayant un generateur de masque et un rotateur
NL7600518A (nl) Pseudo-halftoongenerator.
NL7607360A (nl) Impulsgever.
FR2303446A1 (fr) Appareillage de test a utiliser dans un systeme electronique de test a grande vitesse de microplaquettes semi-conductrices
IT986064B (it) Fodero di foro per pannelli di circuiti stampati
NL7709761A (nl) Klokimpulsgenerator.
NL186568C (nl) Voorwerpdrager.
IT1055328B (it) Generatore di impulsi di orologio
NL166371B (nl) Klokimpulsgenerator.
BE793158A (fr) Dispositif de protection de circuit electrique
NL7606062A (nl) Generator.
BE760972A (fr) Machine de reproduction photo-electrostatique a grande vitesse
BE754135A (fr) Circuit selecteur a grande vitesse
FR2304222A1 (fr) Generateur de sequences numeriques pseudo-aleatoires
BE760973A (fr) Machine de reproduction photo-electrostatique a grande vitesse
IT7819249A0 (it) Circuiti integrati.
DK140869B (da) Fremgangsmåde til fremstilling af et integreret monolitkredsløb.
NL7504068A (nl) Pulsgenerator-schakeling.
SE412499B (sv) Logikkrets av ttl-typ
IT7830410A0 (it) Modulo elettronico perfezionato.
SE386333B (sv) Elektronisk tidsbestemningskrets.
IT1054873B (it) Generatore di impulsi di orologio
BE760971A (fr) Machine de reproduction a grande vitesse
FR2306476A1 (fr) Registre generateur de multiples

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: HONEYWELL INFORMATION SYSTEMS INC.

Effective date: 19911231