BE623250A - - Google Patents
Info
- Publication number
- BE623250A BE623250A BE623250DA BE623250A BE 623250 A BE623250 A BE 623250A BE 623250D A BE623250D A BE 623250DA BE 623250 A BE623250 A BE 623250A
- Authority
- BE
- Belgium
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
- G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
- G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB3590861A GB945528A (en) | 1961-10-05 | 1961-10-05 | Improvements in or relating to multiplying circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
BE623250A true BE623250A (it) |
Family
ID=10382886
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BE612106D BE612106A (it) | 1961-10-05 | ||
BE623250D BE623250A (it) | 1961-10-05 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BE612106D BE612106A (it) | 1961-10-05 |
Country Status (3)
Country | Link |
---|---|
BE (2) | BE623250A (it) |
DE (1) | DE1167567B (it) |
GB (1) | GB945528A (it) |
-
0
- BE BE612106D patent/BE612106A/xx unknown
- BE BE623250D patent/BE623250A/xx unknown
-
1961
- 1961-10-05 GB GB3590861A patent/GB945528A/en not_active Expired
-
1962
- 1962-10-03 DE DEJ22456A patent/DE1167567B/de active Pending
Also Published As
Publication number | Publication date |
---|---|
DE1167567B (de) | 1964-04-09 |
GB945528A (en) | 1964-01-02 |
BE612106A (it) |