AU8461075A - Method of manufacturing an integrated semiconductor circuit - Google Patents
Method of manufacturing an integrated semiconductor circuitInfo
- Publication number
- AU8461075A AU8461075A AU84610/75A AU8461075A AU8461075A AU 8461075 A AU8461075 A AU 8461075A AU 84610/75 A AU84610/75 A AU 84610/75A AU 8461075 A AU8461075 A AU 8461075A AU 8461075 A AU8461075 A AU 8461075A
- Authority
- AU
- Australia
- Prior art keywords
- manufacturing
- semiconductor circuit
- integrated semiconductor
- integrated
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7430623A FR2284981A1 (en) | 1974-09-10 | 1974-09-10 | PROCESS FOR OBTAINING AN INTEGRATED SEMICONDUCTOR CIRCUIT |
Publications (2)
Publication Number | Publication Date |
---|---|
AU8461075A true AU8461075A (en) | 1977-03-17 |
AU495942B2 AU495942B2 (en) | 1977-03-17 |
Family
ID=
Also Published As
Publication number | Publication date |
---|---|
ATA692075A (en) | 1980-04-15 |
DE2538264A1 (en) | 1976-03-18 |
JPS5744017B2 (en) | 1982-09-18 |
FR2284981A1 (en) | 1976-04-09 |
IT1042339B (en) | 1980-01-30 |
SE415421B (en) | 1980-09-29 |
DE2538264B2 (en) | 1981-04-30 |
GB1518988A (en) | 1978-07-26 |
NL7510427A (en) | 1976-03-12 |
JPS5153491A (en) | 1976-05-11 |
AT359562B (en) | 1980-11-25 |
DE2538264C3 (en) | 1982-01-14 |
CA1035470A (en) | 1978-07-25 |
FR2284981B1 (en) | 1978-11-24 |
SE7509970L (en) | 1976-03-11 |
CH591163A5 (en) | 1977-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA978661A (en) | Method of manufacturing an mos integrated circuit | |
JPS5264279A (en) | Method of manufacturing semiconductor element | |
JPS5375781A (en) | Method of producing mos semiconductor circuit | |
GB1543235A (en) | Methods of manufacturing semiconductor devices | |
GB1550645A (en) | Methods of manufacturing semiconductor devices | |
AU505948B2 (en) | Method of manufacturing a semiconductor device | |
CA1026012A (en) | Method of making metal oxide semiconductor devices | |
CA1026873A (en) | Method of mounting semiconductor chips | |
CA1029135A (en) | Method of producing metallic contacts on semiconductor device | |
JPS5259583A (en) | Method of manufacturing semiconductor element | |
JPS5239377A (en) | Method of manufacturing semiconductor device | |
CA1026469A (en) | Integrated circuit chip carrier and method for forming the same | |
JPS5255375A (en) | Method of making semiconductor devices | |
AU497861B2 (en) | Method of fabricating an integrated circuit | |
JPS51113475A (en) | Integrated semiconductor circuit and method of producing same | |
AU504549B2 (en) | Method of manufacturing alight-emissive semiconductor device | |
JPS52114276A (en) | Method of manufacturing semiconductor device | |
CA1023837A (en) | Electronic assembly for wafer circuit elements | |
JPS51134576A (en) | Method of manufacturing semiconductor device | |
CA1008973A (en) | Method of mos circuit fabrication | |
JPS5232273A (en) | Method of manufacturing flat conductor system for semiconductor integrated circuit | |
CA1009765A (en) | Method of manufacturing multi-function lsi wafers | |
CA1035470A (en) | Method of manufacturing an integrated semiconductor circuit | |
CA1018676A (en) | Junction-isolated bipolar integrated circuit device and method of manufacture thereof | |
JPS5247337A (en) | Method of manufacturing semiconductor fixed value memory |